6**B**273

PRODUCT PREVIEW

(Subject to change without notice) January 5, 1999

8-BIT LATCHED DMOS POWER DRIVER

20 LOGIC SUPPLY V_{DD} 19 IN 8 IN 1 IN_2 18 IN-17 OUT₈ OUT 1 16 OUT₇ OUT₂ LATCHES -ATCHES OUT₃ 15 OUT₆ 14 OUT 5 OUT. 13 IN₆ IN a 12 IN 5 IN ₄ 11 STROBE GROUND 10 Dwg. PP-015-2

Note that the A6B273KA (DIP) and the A6B273KLW (SOIC) are electrically identical and share a common terminal number assignment.

ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

Output Voltage, V_0 50 V
Output Drain Current,
Continuous, I _O 150 mA*
Peak, I _{OM} 500 mA ⁺
Single-Pulse Avalanche Energy,
E _{AS}
Logic Supply Voltage, V _{DD} 7.0 V
Input Voltage Range,
V ₁
Package Power Dissipation,
P _D See Graph
Operating Temperature Range,
Operating Temperature Range, T _A -40° C to $+125^{\circ}$ C
T_A
T_A
$T_{A} \dots -40^{\circ}C \text{ to } +125^{\circ}C$ Storage Temperature Range, $T_{S} \dots -55^{\circ}C \text{ to } +150^{\circ}C$

protection (Class 3) but are still susceptible to damage if exposed to extremely high static electrical charges. The A6B273KA and A6B273KLW combine eight (positive-edgetriggered D-type) data latches and DMOS outputs for systems requiring relatively high load power. Driver applications include relays, solenoids, and other medium-current or high-voltage peripheral power loads. The CMOS inputs and latches allow direct interfacing with microprocessor-based systems. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

The DMOS output inverts the DATA input. All of the output drivers are disabled (the DMOS sink drivers turned OFF) with the CLEAR input low. The A6B273KA/KLW DMOS open-drain outputs are capable of sinking up to 500 mA. Similar devices with reduced $r_{DS(on)}$ will be available as the A6273.

The A6B273KA is furnished in a 20-pin dual in-line plastic package. The A6B273KLW is furnished in a 20-lead wide-body, small-outline plastic package (SOIC) with gull-wing leads for surface-mount applications. Copper lead frames, reduced supply current requirements, and low on-state resistance allow both devices to sink 150 mA from all outputs continuously, to ambient temperatures over 85°C.

FEATURES


- 50 V Minimum Output Clamp Voltage
- 150 mA Output Current (all outputs simultaneously)
- **5** Ω Typical $r_{DS(on)}$
- Low Power Consumption
- Replacements for TPIC6B273N and TPIC6B273DW


This document contains information on a product under development. Allegro MicroSystems, Inc. reserves the right to change or discontinue this product without notice.


Always order by complete part number:

Part Number	Package	R _{0JA}	$R_{\theta JC}$
A6B273KA	20-pin DIP	55°C/W	25°C/W
A6B273KLW	20-lead SOIC	70°C/W	17°C/W











Dwg. FP-046-1



DMOS POWER DRIVER OUTPUT



LOGIC INPUTS

Inputs CLEAR STROBE IN_X **OUT**_x Х Х Н L ┛ Н Н L Н L Н R Н L Х

L = Low Logic Level

H = High Logic Level

X = Irrelevant


R = Previous State



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1999, Allegro MicroSystems, Inc.

FUNCTION TABLE

FUNCTIONAL BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{DD} = 5 V, t_{ir} = t_{if} \leq 10 ns (unless otherwise specified).


				Lin	nits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Logic Supply Voltage	V _{DD}	Operating	4.5	5.0	5.5	V
Output Breakdown Voltage	V _{(BR)DSX}	I _O = 1 mA	50			V
Off-State Output Current	I _{DSX}	$V_{O} = 40 \text{ V}, \text{ V}_{DD} = 5.5 \text{ V}$		0.1	5.0	μΑ
		$V_{O} = 40 \text{ V}, \text{ V}_{DD} = 5.5 \text{ V}, \text{ T}_{A} = 125^{\circ}\text{C}$		0.15	8.0	μA
Static Drain-Source On-State Resistance	r _{DS(on)}	I _O = 100 mA, V _{DD} = 4.5 V		4.2	5.7	Ω
		I_{O} = 100 mA, V_{DD} = 4.5 V, T_{A} = 125°C		6.8	9.5	Ω
		I_{O} = 350 mA, V_{DD} = 4.5 V (see note)		5.5	8.0	Ω
Nominal Output Current	I _{ON}	V _{DS(on)} = 0.5 V, T _A = 85°C		90		mA
Logic Input Current	I _{IH}	V _I = V _{DD} = 5.5 V			1.0	μA
	I	V _I = 0, V _{DD} = 5.5 V	_		-1.0	μΑ
Prop. Delay Time	t _{PLH}	I _O = 100 mA, C _L = 30 pF		150	_	ns
	t _{PHL}	I _O = 100 mA, C _L = 30 pF		90	_	ns
Output Rise Time	t _r	I _O = 100 mA, C _L = 30 pF		200	_	ns
Output Fall Time	t _f	I _O = 100 mA, C _L = 30 pF		200	—	ns
Supply Current	I _{DD(OFF)}	V_{DD} = 5.5 V, Outputs off		20	100	μΑ
	I _{DD(ON)}	V _{DD} = 5.5 V, Outputs on		150	300	μA

Typical Data is at $V_{DD} = 5$ V and is for design information only.


NOTE — Pulse test, duration $\leq 100 \ \mu$ s, duty cycle $\leq 2\%$.



TIMING REQUIREMENTS



TEST CIRCUITS




 $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{AV}/2$

Single-Pulse Avalanche Energy Test Circuit and Waveforms




TERMINAL DESCRIPTIONS

Terminal No.	Terminal Name	Function		
1	CLEAR	When (active) LOW, all latches are reset and all outputs go HIGH (turn OFF).		
2	IN ₁	CMOS data input to a latch. When strobed, the output then inverts the data input (IN ₁ = HIGH, OUT ₁ = LOW).		
3	IN ₂	CMOS data input to a latch. When strobed, the output then inverts the data input ($IN_2 = HIGH$, $OUT_2 = LOW$).		
4	OUT ₁	Current-sinking, open-drain DMOS output.		
5	OUT ₂	Current-sinking, open-drain DMOS output.		
6	OUT ₃	Current-sinking, open-drain DMOS output.		
7	OUT_4	Current-sinking, open-drain DMOS output.		
8	IN ₃	CMOS data input to a latch. When strobed, the output then inverts the data input ($IN_3 = HIGH$, $OUT_3 = LOW$).		
9	IN ₄	CMOS data input to a latch. When strobed, the output then inverts the data input ($IN_4 = HIGH$, $OUT_4 = LOW$).		
10	GROUND	Reference terminal for all voltage measurements.		
11	STROBE	A CMOS dynamic input to all latches. Data on each IN_x terminal is loaded into its associated latch on a low-to-high STROBE transition.		
12	IN ₅	CMOS data input to a latch. When strobed, the output then inverts the data input (IN ₅ = HIGH, OUT ₅ = LOW).		
13	IN ₆	CMOS data input to a latch. When strobed, the output then inverts the data input ($IN_6 = HIGH$, $OUT_6 = LOW$).		
14	OUT ₅	Current-sinking, open-drain DMOS output.		
15	OUT ₆	Current-sinking, open-drain DMOS output.		
16	OUT ₇	Current-sinking, open-drain DMOS output.		
17	OUT ₈	Current-sinking, open-drain DMOS output.		
18	IN ₇	CMOS data input to a latch. When strobed, the output then inverts the data input ($IN_7 = HIGH$, $OUT_7 = LOW$).		
19	IN ₈	CMOS data input to a latch. When strobed, the output then inverts the data input ($IN_8 = HIGH$, $OUT_8 = LOW$).		
20	LOGIC SUPPLY	(V _{DD}) The logic supply voltage (typically 5 V).		



A6B273KA Dimensions in Inches (controlling dimensions)

Dimensions in Millimeters (for reference only)




NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Lead thickness is measured at seating plane or below.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



A6B273KLW

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown. 2. Lead spacing tolerance is non-cumulative.

> Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000