
HB56H164EJN-6B/7B

1,048,576-word $\times$ 64-bit High Density Dynamic RAM Module
168-pin JEDEC Standard Outline Unbuffered 8 byte DIMM

HITACHI

ADE-203-552A(Z)

Rev. 1.0

Feb. 21, 1996

Description

The HB56H164EJN belongs to 8 Byte DIMM (Dual In-line Memory Module) family, and has been developed as an optimized main memory solution for 4 and 8 Byte processor applications.

The HB56H164EJN is a $1\text{M} \times 64$ dynamic RAM module, mounted 4 pieces of 16-Mbit DRAM (HM5118165BJ) sealed in SOJ package and 1 pieces of serial EEPROM (24C02) for Presence Detect (PD). The HB56H164EJN offers Extended Data Out (EDO) Page Mode as a high speed access mode. An outline of the HB56H164EJN is 168-pin socket type package (dual lead out). Therefore, the HB56H164EJN makes high density mounting possible without surface mount technology. The HB56H164EJN provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ on the module board.

Features


- 168-pin socket type package (Dual lead out)
 - Lead pitch: 1.27 mm
- Single 5 V ($\pm 5\%$) supply
- High speed
 - Access time: $t_{\text{RAC}} = 60/70$ ns (max)
- Access time: $t_{\text{CAC}} = 15/18$ ns (max)
- Low power dissipation
 - Active mode: 3.6/3.2 W (max)
 - Standby mode (TTL): 42 mW (max)
 - Standby mode (CMOS): 21 mW (max)
- EDO page mode capability
- 1,024 refresh cycles: 16 ms
- 3 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before-RAS refresh
 - Hidden refresh
- TTL compatible

HB56H164EJN-6B/7B

Ordering Information

Type No.	Access time	Package	Contact pad
HB56H164EJN-6B	60 ns	168-pin dual lead out socket type	Gold
HB56H164EJN-7B	70 ns		

Pin Arrangement



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	13	DQ9	25	NC	37	A8
2	DQ0	14	DQ10	26	V _{CC}	38	NC
3	DQ1	15	DQ11	27	$\overline{WE0}$	39	NC
4	DQ2	16	DQ12	28	$\overline{CAS0}$	40	V _{CC}
5	DQ3	17	DQ13	29	$\overline{CAS1}$	41	V _{CC}
6	V _{CC}	18	V _{CC}	30	$\overline{RAS0}$	42	NC
7	DQ4	19	DQ14	31	$\overline{OE0}$	43	V _{SS}
8	DQ5	20	DQ15	32	V _{SS}	44	$\overline{OE2}$
9	DQ6	21	NC	33	A0	45	$\overline{RAS2}$
10	DQ7	22	NC	34	A2	46	$\overline{CAS2}$
11	DQ8	23	V _{SS}	35	A4	47	$\overline{CAS3}$
12	V _{SS}	24	NC	36	A6	48	$\overline{WE2}$

Pin Arrangement (cont)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
49	V _{CC}	79	NC	109	NC	139	DQ48
50	NC	80	NC	110	V _{CC}	140	DQ49
51	NC	81	NC	111	NC	141	DQ50
52	NC	82	SDA	112	$\overline{\text{CAS4}}$	142	DQ51
53	NC	83	SCL	113	$\overline{\text{CAS5}}$	143	V _{CC}
54	V _{SS}	84	V _{CC}	114	NC	144	DQ52
55	DQ16	85	V _{SS}	115	NC	145	NC
56	DQ17	86	DQ32	116	V _{SS}	146	NC
57	DQ18	87	DQ33	117	A1	147	NC
58	DQ19	88	DQ34	118	A3	148	V _{SS}
59	V _{CC}	89	DQ35	119	A5	149	DQ53
60	DQ20	90	V _{CC}	120	A7	150	DQ54
61	NC	91	DQ36	121	A9	151	DQ55
62	NC	92	DQ37	122	NC	152	V _{SS}
63	NC	93	DQ38	123	NC	153	DQ56
64	V _{SS}	94	DQ39	124	V _{CC}	154	DQ57
65	DQ21	95	DQ40	125	NC	155	DQ58
66	DQ22	96	V _{SS}	126	NC	156	DQ59
67	DQ23	97	DQ41	127	V _{SS}	157	V _{CC}
68	V _{SS}	98	DQ42	128	NC	158	DQ60
69	DQ24	99	DQ43	129	NC	159	DQ61
70	DQ25	100	DQ44	130	$\overline{\text{CAS6}}$	160	DQ62
71	DQ26	101	DQ45	131	$\overline{\text{CAS7}}$	161	DQ63
72	DQ27	102	V _{CC}	132	NC	162	V _{SS}
73	V _{CC}	103	DQ46	133	V _{CC}	163	NC
74	DQ28	104	DQ47	134	NC	164	NC
75	DQ29	105	NC	135	NC	165	SA0
76	DQ30	106	NC	136	NC	166	SA1
77	DQ31	107	V _{SS}	137	NC	167	SA2
78	V _{SS}	108	NC	138	V _{SS}	168	V _{CC}

Pin Description

Pin Name	Function
A0 to A9	Address Input : A0 to A9 Row Address : A0 to A9 Column Address : A0 to A9 Refresh Address : A0 to A9
DQ0 to DQ63	Data-in/Data-out
$\overline{\text{RAS0}}$, $\overline{\text{RAS2}}$	Row Address Strobe
$\overline{\text{CAS0}}$ to $\overline{\text{CAS7}}$	Column Address Strobe
$\overline{\text{WE0}}$, $\overline{\text{WE2}}$	Read/Write Enable
$\overline{\text{OE0}}$, $\overline{\text{OE2}}$	Output Enable
SDA	Serial Data for PD
SCL	Serial Clock for PD
SA0 to SA2	Serial Address for PD
V _{cc}	Power Supply
V _{ss}	Ground
NC	Non Connection

Serial PD Matrix

Byte Number	Function Described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Note
0	Number Serial PD Bytes	0	0	0	0	1	1	0	1	13
1	Serial Memory	0	0	0	0	1	0	0	0	256 Bytes
2	Fundamental Memory Type	0	0	0	0	0	0	1	0	EDO
3	Number of Rows	0	0	0	0	1	0	1	0	10
4	Number of Columns	0	0	0	0	1	0	1	0	10
5	Number of Banks	0	0	0	0	0	0	0	1	1
6	Data Width	0	1	0	0	0	0	0	0	64
7	Data Width (continued)	0	0	0	0	0	0	0	0	0 (+)
8	Voltage Interface	0	0	0	0	0	0	0	0	5.0 Volt
9	RAS Access Time 60 ns	0	0	1	1	1	1	0	0	
	RAS Access Time 70 ns	0	1	0	0	0	1	1	0	
10	CAS Access Time 15 ns	0	0	0	0	1	1	1	1	
	CAS Access Time 18 ns	0	0	0	1	0	0	1	0	
11	Error Detection/Corraction	0	0	0	0	0	0	0	0	None-Parity
12	Refresh Period	0	0	0	0	0	0	0	0	Normal (15.625μs)

Note: Serial-PD Datas are not protected.
1: High Level (Serial Data)
0: Low Level (Serial Data)

Voltage on any pin relative to V_{SS}	V_T	−1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	−1.0 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_t	4	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	−55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.75	5.0	5.25	V	1
Input high voltage	V_{IH}	2.4	—	5.5	V	1
Input low voltage	V_{IL}	−1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

DC Characteristics ($T_a = 0 \text{ to } 70^\circ\text{C}$, $V_{CC} = 5 \text{ V} \pm 5\%$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	60 ns		70 ns		Unit	Test condition	Note
		Min	Max	Min	Max			
Operating current	I_{CC1}	—	680	—	600	mA	$t_{RC} = \min$	1, 2
Standby current	I_{CC2}	—	8	—	8	mA	TTL interface $\overline{RAS}, \overline{CAS} = V_{IH}$ Dout = High-Z	
		—	4	—	4	mA	CMOS interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Dout = High-Z	
$\overline{RAS}$ -only refresh current	I_{CC3}	—	680	—	600	mA	$t_{RC} = \min$	2
Standby current	I_{CC5}	—	20	—	20	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ Dout = enable	1
$\overline{CAS}$ -before- $\overline{RAS}$ refresh current	I_{CC6}	—	680	—	600	mA	$t_{RC} = \min$	
EDO page mode current	I_{CC7}	—	740	—	660	mA	$t_{HPC} = \min$	1, 3
Input leakage current	I_{LI}	-10	10	-10	10	μA	$0 \text{ V} \leq V_{in} \leq 5.5 \text{ V}$	
Output leakage current	I_{LO}	-10	10	-10	10	μA	$0 \text{ V} \leq V_{out} \leq 5.5 \text{ V}$ Dout = disable	
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	V	High Iout = -2 mA	
Output low voltage	V_{OL}	0	0.4	0	0.4	V	Low Iout = 2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5 \text{ V} \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	40	pF	1
Input capacitance ($\overline{RAS}$, $\overline{WE}$, $\overline{OE}$)	C_{I2}	—	34	pF	1
Input capacitance ($\overline{CAS}$)	C_{I3}	—	27	pF	1
I/O capacitance (DQ)	$C_{I/O}$	—	20	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics ($T_a = 0$ to 70°C , $V_{CC} = 5\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$)^{*1, *2, *18, *19}

Test Conditions

- Input rise and fall times: 2 ns
- Input levels: 0 V, 3.0 V
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	104	—	124	—	ns	
$\overline{RAS}$ precharge time	t_{RP}	40	—	50	—	ns	
$\overline{CAS}$ precharge time	t_{CP}	10	—	13	—	ns	
$\overline{RAS}$ pulse width	t_{RAS}	60	10000	70	10000	ns	
$\overline{CAS}$ pulse width	t_{CAS}	10	10000	13	10000	ns	
Row address setup time	t_{ASR}	0	—	0	—	ns	
Row address hold time	t_{RAH}	10	—	10	—	ns	
Column address setup time	t_{ASC}	0	—	0	—	ns	
Column address hold time	t_{CAH}	10	—	13	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	t_{RCD}	20	45	20	52	ns	3
$\overline{RAS}$ to column address delay time	t_{RAD}	15	30	15	35	ns	4
$\overline{RAS}$ hold time	t_{RSH}	15	—	18	—	ns	
$\overline{CAS}$ hold time	t_{CSH}	48	—	58	—	ns	
$\overline{CAS}$ to $\overline{RAS}$ precharge time	t_{CRP}	5	—	5	—	ns	
$\overline{OE}$ to Din delay time	t_{OED}	15	—	18	—	ns	5
$\overline{OE}$ delay time from Din	t_{DZO}	0	—	0	—	ns	6
$\overline{CAS}$ delay time from Din	t_{DZC}	0	—	0	—	ns	6
Transition time (rise and fall)	t_T	2	50	2	50	ns	7
Refresh period (1,024 cycles)	t_{REF}	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	ns	8, 9
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	15	—	18	ns	9, 10, 17
Access time from address	t_{AA}	—	30	—	35	ns	9, 11, 17
Access time from $\overline{\text{OE}}$	t_{OEA}	—	15	—	18	ns	9, 21
Read command setup time	t_{RCS}	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	ns	12
Read command hold time from $\overline{\text{RAS}}$	t_{RCHR}	60	—	70	—	ns	
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	5	—	5	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	30	—	35	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	18	—	23	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	0	—	0	—	ns	
Output data hold time	t_{OH}	3	—	3	—	ns	
Output data hold time from $\overline{\text{OE}}$	t_{OHO}	3	—	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	15	—	15	ns	13
Output buffer turn-off to $\overline{\text{OE}}$	t_{OEZ}	—	15	—	15	ns	13
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	15	—	18	—	ns	5
Output data hold time from $\overline{\text{RAS}}$	t_{OHR}	3	—	3	—	ns	
Output buffer turn-off time to $\overline{\text{RAS}}$	t_{OFR}	—	15	—	15	ns	
Output buffer turn-off to $\overline{\text{WE}}$	t_{WEZ}	—	15	—	15	ns	
$\overline{\text{WE}}$ to Din delay time	t_{WED}	15	—	18	—	ns	
$\overline{\text{RAS}}$ to Din delay time	t_{RDD}	15	—	18	—	ns	

Write Cycle

Parameter	Symbol	60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max		
Write command setup time	t_{WCS}	0	—	0	—	ns	14
Write command hold time	t_{WCH}	10	—	13	—	ns	
Write command pulse width	t_{WP}	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	10	—	13	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	10	—	13	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	ns	15
Data-in hold time	t_{DH}	10	—	13	—	ns	15

Read-Modify-Write Cycle

Parameter	Symbol	60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max		
Read-modify-write cycle time	t _{RWC}	136	—	161	—	ns	
RAS to WE delay time	t _{RWD}	79	—	92	—	ns	14
CAS to WE delay time	t _{CWD}	34	—	40	—	ns	14
Column address to WE delay time	t _{AWD}	49	—	57	—	ns	14
OE hold time from WE	t _{OEH}	15	—	18	—	ns	

Refresh Cycle

Parameter	Symbol	60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max		
CAS setup time (CBR refresh cycle)	t _{CSR}	5	—	5	—	ns	
CAS hold time (CBR refresh cycle)	t _{CHR}	10	—	10	—	ns	
RAS precharge to CAS hold time	t _{RPC}	0	—	0	—	ns	

EDO Page Mode Cycle

Parameter	Symbol	60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max		
EDO page mode cycle time	t _{HPC}	25	—	30	—	ns	20
EDO page mode RAS pulse width	t _{RASP}	—	100000	—	100000	ns	16
Access time from CAS precharge	t _{CPA}	—	35	—	40	ns	9, 17
RAS hold time from CAS precharge	t _{CPRH}	35	—	40	—	ns	
Output data hold time from CAS low	t _{DOH}	3	—	3	—	ns	9, 17
CAS hold time refferd OE	t _{COL}	10	—	13	—	ns	
CAS to OE setup time	t _{COP}	5	—	5	—	ns	
Reas command hold time from CAS precharge	t _{RCHC}	35	—	40	—	ns	


EDO Page Mode Read-Modify-Write Cycle

Parameter	Symbol	60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max		
EDO page mode read-modify-write cycle time	t _{HPRWC}	68	—	79	—	ns	
WE delay time from CAS precharge	t _{CPW}	54	—	62	—	ns	14


- Notes:
1. AC measurements assume $t_T = 2 \text{ ns}$.
 2. An initial pause of $200 \mu\text{s}$ is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ -only refresh cycle or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh).
 3. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if $t_{\text{RCD}} \geq t_{\text{RAD}} (\text{max}) + t_{\text{AA}} (\text{max}) - t_{\text{CAC}} (\text{max})$, then access time is controlled exclusively by t_{CAC} .
 4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
 5. Either t_{OED} or t_{CDD} must be satisfied.
 6. Either t_{DZO} or t_{DZC} must be satisfied.
 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
 8. Assumes that $t_{\text{RCD}} < t_{\text{RCD}} (\text{max})$ and $t_{\text{RAD}} < t_{\text{RAD}} (\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 9. Measured with a load circuit equivalent to 1TTL loads and 100 pF.
 10. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}} (\text{max})$ and $t_{\text{RCD}} + t_{\text{CAC}} (\text{max}) \geq t_{\text{RAD}} + t_{\text{AA}} (\text{max})$.
 11. Assumes that $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{max})$ and $t_{\text{RCD}} + t_{\text{CAC}} (\text{max}) \leq t_{\text{RAD}} + t_{\text{AA}} (\text{max})$.
 12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
 13. t_{OFF} (max) and t_{OEZ} (max) is define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
 14. t_{WCS} , t_{RWD} , t_{CWD} , t_{CPW} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{\text{WCS}} \geq t_{\text{WCS}} (\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}} (\text{min})$, $t_{\text{CWD}} \geq t_{\text{CWD}} (\text{min})$, and $t_{\text{AWD}} \geq t_{\text{AWD}} (\text{min})$, or $t_{\text{CWD}} \geq t_{\text{CWD}} (\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}} (\text{min})$ and $t_{\text{CPW}} \geq t_{\text{CPW}} (\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 15. These parameters are referred to $\overline{\text{CAS}}$ leading edge in early write cycle and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
 16. t_{RASP} defines $\overline{\text{RAS}}$ pulse width in EDO page mode cycles.
 17. Access time is determined by the longest among t_{AA} , t_{CAC} or t_{CPA} .
 18. In delayed write or read-modify-write cycle, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device. After $\overline{\text{RAS}}$ is reset, if $t_{\text{OEH}} \geq t_{\text{CWL}}$, the DQ pin will remain open circuit (high impedance); if $t_{\text{OEH}} \leq t_{\text{CWL}}$, invalid data will be out at each DQ.
 19. All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
 20. t_{HPC} (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode $\overline{\text{RAS}}$ cycle (EDO page mode mix cycle (1), (2)), minimum value of $\overline{\text{CAS}}$ cycle ($t_{\text{CAS}} + t_{\text{CP}} + 2t_T$) becomes greater than the specified t_{HPC} (min) value. The value of $\overline{\text{CAS}}$ cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
 21. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally causes large $V_{\text{CC}} / V_{\text{SS}}$ line noise, which causes to degrade V_{IH} min / V_{IL} max level.

Notes concerning $2\overline{\text{CAS}}$ control

- (1) In one memory cycle, active both of $2\overline{\text{CAS}}$ s ($\overline{\text{CAS0}}$ and $\overline{\text{CAS1}}$ (or $\overline{\text{CAS2}}$, 4, 6 and $\overline{\text{CAS3}}$, 5, 7)) or only one of them or neither of them.
- (2) To activate both of $2\overline{\text{CAS}}$ s in an early write cycle or a page mode early write cycle, please keep t_{SKW} (skew between $\overline{\text{CAS0}}$ and $\overline{\text{CAS1}}$ (or $\overline{\text{CAS2}}$, 4, 6 and $\overline{\text{CAS3}}$, 5, 7)) 5 ns or less.




- (3) If the different $\overline{\text{CAS}}$ s are activated in the consecutive page cycles, t_{UL} the period that both $\overline{\text{CAS}}$ s are high, should be keep $t_{\text{CP spec}}$ ($t_{\text{CP min}} \leq t_{\text{UL}}$).




Timing Waveforms

Read Cycle




Note : H or L (H: $V_{\text{IH}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}}(\text{max})$, L: $V_{\text{IL}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}}(\text{max})$)
 Invalid Dout

Early Write Cycle




* $\overline{OE}$: H or L
** $t_{WCS} \geq t_{WCS}(\text{min})$


Delay Write Cycle




RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle







EDO Page Mode Early Write Cycle




EDO Page Mode Delayed Write Cycle



EDO Page Mode Read-Modify-Write Cycle



$$* t_{OE H} \geq t_{CWL}$$

EDO Page Mode Mix Cycle (1)



Physical Outline

Unit: mm/inch



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan
Tel: Tokyo (03) 3270-2111
Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd.
Semiconductor & IC Div.
2000 Sierra Point Parkway
Brisbane, CA. 94005-1835
U S A
Tel: 415-589-8300
Fax: 415-583-4207

Hitachi Europe GmbH
Electronic Components Group
Continental Europe
Dornacher Straße 3
D-85622 Feldkirchen
München
Tel: 089-9 91 80-0
Fax: 089-9 29 30 00

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 0628-585000
Fax: 0628-778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 0104
Tel: 535-2100
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.
Unit 706, North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon
Hong Kong
Tel: 27359218
Fax: 27306071

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Feb. 21, '96	Initial issue	S. Tsukui	K. Tsuneda
