

PIC16C5XX

EPROM/ROM Memory Programming/Verify Specification

This document includes the programming specifications for the following devices:

- PIC16C52
- PIC16C55
- PIC16C57

- PIC16C54
- PIC16C55A
- PIC16C57C

- PIC16C54A
- PIC16C56
- PIC16C54B
- PIC16C56A
- PIC16CR57B PIC16CR57C

- PIC16C54C
- PIC16CR56A
 PIC16C58A

PIC16CR54A

- PIC16C58B PIC16CR58A
- PIC16CR54B PIC16CR54C

PIC16CR58B

INTRODUCTION

Overview


The PIC16C5X Series is a family of single-chip CMOS microcontrollers with on-chip EPROM for program storage. The programming specification also applies to ROM products for verification only.

Due to the special architecture of these microcontrollers (12-bit wide instruction word) and the low pin counts (starting at 18 pins), the EPROM programming methodology is different from that of standard (bytewide) EPROMs (e.g., 27C256).

The PIC16C5X Series can be programmed by applying the 12-bit wide data word to the 12 available I/O pins while the address is generated by the on-chip Program Counter. The MCLR/VPP pin provides the programming supply voltage (VPP). Programming/verify chip enable is controlled by the TOCKI pin while the OSC1 pin controls the Program Counter.

This document describes all the programming details of the PIC16C5X Series and the requirements for programming equipment to be used from programming prototypes in the engineering lab up to high volume programming on the factory floor.

Pin Diagrams



PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16C52/54/54A/54B/55/56/57/58A/58B

	During Programming		
Pin Name	Pin Name	Pin Type	Pin Description
T0CKI	PROG/VER	I	Program pulse input/verify pulse input
RA0 - RA3	D0 - D3	I/O	Data input/output
RB0 - RB7	D4 - D11	I/O	Data input/output
OSC1	INCPC	I	Increment Program Counter input
MCLR/VPP	VPP	Р	Programming Power
VDD	Vdd	Р	Power Supply
Vss	Vss	Р	Ground

Legend: I = Input, O = Output, P = Power

1.0 PROGRAM/VERIFY MODES

The PIC16C5X Series uses the internal Program Counter (PC) to generate the EPROM address. VPP is supplied through the \overline{MCLR} pin.

The TOCKI pin acts as chip enable, alternating between programming and verifying.

The OSC1 pin is used for incrementing the PC.

Data is applied to, or can be read on PORTA and PORTB (MSB on RB7, LSB on RA0).

The programming/verify mode is entered by raising the level on the MCLR pin from VIL to VHH (= VPP) while the TOCKI pin is held at VIH and the OSC1 pin is held at VIL.

The Program Counter now has the value "0xFFF", because MCLR was at VIL before. This condition selects the configuration word as the very first EPROM location to be accessed after entering the program/verify mode.

Since the \overline{MCLR} pin was initially at V_{IL}, the device is in the reset state (the I/O pins are in the reset state).

Incrementing the PC once (by pulsing the OSC1 pin) selects location "0x000" of the user program memory. Afterwards all other memory locations from 001h through end of memory can be addressed by incrementing the PC.

If the Program Counter has reached the last address of the user memory area (e.g. "0x1FF" for the PIC16C54), and is incremented again, the on-chip special EPROM area will be addressed. (See Figure 1-2 to determine where the special EPROM area is located for the various PIC16C5X devices).

1.1 Program/Verify Without PC Increment

After entering the program/verify mode, pulsing the TOCKI pin LOW programs the data present on PORTA and PORTB into the memory location selected by the Program Counter. The duration of the TOCKI LOW time determines the length of the programming pulse.

Pulsing the TOCKI pin LOW again without changing the signals on MCLR and OSC1 puts the contents of the selected memory location out on PORTA and PORTB for verification of a successful programming cycle. This verification pulse on TOCKI can be much shorter than the programming pulse. If the programming was not successful, TOCKI can be pulsed LOW again to apply another programming pulse, followed again by a shorter TOCKI LOW pulse for another verification cycle.

This sequence can be repeated as many times as required until the programming is successful.

1.2 Verify with PC Increment

If a verification cycle shows that programming was successful, the Program Counter can be incremented by keeping the T0CKI input at a HIGH level while pulsing the OSC1 input HIGH. When both T0CKI and OSC1 are HIGH, the contents of the selected memory location is put out on Ports A and B (= Verify). The falling edge of OSC1 will increment the Program Counter.

A fast VERIFY- ONLY with automatic increment of the PC can be performed by entering the program/verify mode as described above and then clocking the OSC1 input. If OSC1 is HIGH, the selected memory location is output on Ports A and B, while the falling edge of OSC1 will increment the Program Counter. Thus, the first memory location to be verified after entering the program/verify mode, is the configuration word. The next location is 000h followed by 001h and so on. The program memory location "N" can be reached by generating "N + 1" falling edges on OSC1. When OSC1 is brought HIGH again, the contents of address "N" are output on Ports A and B as long as OSC1 stays HIGH.

1.3 <u>Programming/Verifying Configuration</u> Word

The configuration word is logically mapped at program memory location "0xFFF". The PC points to the configuration word after MCLR pin goes from LOW to VHH (HIGH). The configuration word can be programmed or verified using the techniques described in Section 1.1 and Section 1.2.

If PC is incremented, the next location it will point to is "0x000" in user memory. Incrementing PC 4096 times will not allow the user to point to the configuration word. The only way to point to it again is to reset and re-enter program mode.

1.4 Programming Method

The programming technique is described in the following section. It is designed to guarantee good programming margins. It does, however, require a variable power supply for Vcc.

1.4.1 PROGRAMMING METHOD DETAILS

Essentially, this technique includes the following steps:

- Perform blank check at VDD = VDDmin. Report failure. The device may not be properly erased.
- Program location with pulses and verify after each pulse at VDD = VDDP: where VDDP = VDD range required during programming (4.75V - 5.25V).
- a) Programming condition:

VPP = 13.0V to 13.25V

VDD = VDDP = 4.75V - 5.25V

VPP must be \geq VDD + 7.25V to keep "programming mode" active.

b) Verify condition:

VDD = VDDP

VPP ≥ VDD + 7.5V but not to exceed 13.25V

If location fails to program after "N" pulses, (suggested maximum program pulses of 8) then report error as a programming failure.

Note: Device must be verified at minimum and maximum specified operating voltages as specified in the data sheet.

- Once location passes "Step 2", apply 11X overprogramming, i.e., apply eleven times the number of pulses that were required to program the location. This will guarantee a solid programming margin. The overprogramming should be made "software programmable" for easy updates.
- 4. Program all locations.
- Verify all locations (using speed verify mode) at VDD = VDDmin
- 6. Verify all locations at VDD = VDDmax

VDDmin is the minimum operating voltage spec. for the part. VDDmax is the maximum operating voltage spec. for the part.

1.4.2 SYSTEM REQUIREMENTS

Clearly, to implement this technique, the most stringent requirements will be that of the power supplies:

VPP: VPP can be a fixed 13.0V to 13.25V supply. It must not exceed 14.0V to avoid damage to the pin and should be current limited to approximately 100mA.

VDD: 2.0V to 6.5V with 0.25V granularity. Since this method calls for verification at different VDD values, a programmable VDD power supply is needed.

Current Requirement: 100mA maximum

Microchip may release PIC16C5Xs in the future with different VDD ranges which make it necessary to have a programmable VDD.

It is important to verify an EPROM at the voltages specified in this method to remain consistent with Microchip's test screening. For example, a PIC16C5X specified for 4.75V - 5.25V should be tested for proper programming from 4.75V - 5.25V.

Note: Any programmer not meeting the programmable VDD requirement and the verify at VDDmax and VDDmin requirement may only be classified as "prototype" or "development" programmer but not a production programmer.

1.4.3 SOFTWARE REQUIREMENTS

Certain parameters should be programmable (and therefore easily modified) for easy upgrade.

- a) Pulse width
- b) Maximum number of pulses, current limit 8.
- c) Number of over-programming pulses: should be = (A N) + B, where N = number of pulses required in regular programming. In our current algorithm A = 11, B = 0.


1.5 **Programming Pulse Width**

Program Memory Cells: When programming one word of EPROM, a programming pulse width (TPW) of 100 µs is recommended.

The maximum number of programming attempts should be limited to 8 per word.

After the first successful verify, the same location should be over-programmed with 11X over-programming.

Configuration Word: The configuration word for oscillator selection, WDT (watchdog timer) disable and code protection, requires a programming pulse width (TPWF) of 10 ms. A series of 100 μ s pulses is preferred over a single 10 ms pulse.






FIGURE 1-2: PIC16C5X SERIES PROGRAM MEMORY MAP IN PROGRAM/VERIFY MODE

1.6 **Special Memory Locations**

The ID Locations area is only enabled if the device is in a test or programming/verify mode. Thus, in normal operation mode only the memory location 0x000 to 0xNNN will be accessed and the Program Counter will just roll over from address 0xNNN to 0x000 when incremented.

The configuration word can only be accessed immediately after \overline{MCLR} going from VIL to \overline{VHH} . The Program Counter will be set to all '1's upon $\overline{MCLR} = VIL$. Thus, it has the value "0xFFF" when accessing the configuration EPROM. Incrementing the Program Counter once by pulsing OSC1 causes the Program Counter to roll over to all '0's. Incrementing the Program Counter 4K times after reset ($\overline{MCLR} = VIL$) does not allow access to the configuration EPROM.

1.6.1 CUSTOMER ID CODE LOCATIONS

Per definition, the first four words (address TTT to TTT + 3) are reserved for customer use. It is recommended that the customer use only the four lower order bits (bits 0 through 3) of each word and filling the eight higher order bits with '0's.

A user may want to store an identification code (ID) in the ID locations and still be able to read this code after the code protection bit was programmed. This is possible if the ID code is only four bits long per memory location, is located in the least significant nibble boundary of the 12-bit word, and the remaining eight bits are all '0's.

EXAMPLE 1: CUSTOMER CODE 0xD1E2

The Customer ID code "0xD1E2" should be stored in the ID locations 200-203 like this:

 200:
 0000
 0000
 1101

 201:
 0000
 0000
 0001

 202:
 0000
 0000
 1110

 203:
 0000
 0000
 0010

Reading these four memory locations, even with the code protection bit programmed would still output on Port A the bit sequence "1101", "0001", "1110", "0010" which is "0xD1E2".

Note: Microchip will assign a unique pattern number for QTP and SQTP requests and for ROM devices. This pattern number will be unique and traceable to the submitted code.

2.0 CONFIGURATION WORD

The configuration word is the very first memory location which is accessed after entering the program/verify mode of the PIC16C5X. It contains the two bits for the selection of the oscillator type, the watchdog timer enable bit, and the code protection bit. All other bits (4 through 11) are read as '1's.

One-Time-Programmable (OTP) devices may have the oscillator configuration bits "FOSC0" and "FOSC1" set by the factory and are tested accordingly. Therefore, it is essential that the inputs RA0 and RA1 are held at '1's when programming the "WDTE" and/or the "CP" bit of the configuration word. Otherwise, the factory tested and selected oscillator configuration could be overwritten and the functionality of the device is not guaranteed any more.

FIGURE 2-1: CONFIGURATION WORD FOR PIC16CR54A/C54B/CR54B/C54C/CR54C/C55A/C56A/CR56A/C57C/CR57B/CR57C/C58B/CR58A/CR58B





FIGURE 2-2: CONFIGURATION WORD FOR PIC16C52/C54/C54A/C55/C56/C57/C58A



3.0 CODE PROTECTION

The program code written into the EPROM can be protected by writing to the "CP" bit of the configuration word. All memory locations starting at 0x40 and above are protected against programming. It is still possible to program locations 0x00 through 0x3F, the ID locations, and the configuration word.

Note: Locations [0x000 : 0x03F] are not secure after code protection.

3.1 Programming Locations 0x000 to 0x03F after Code Protection

In a code protected part, these locations will program with the exception of the PIC16CRXX devices. They will read back scrambled data, with the exception of PIC16CR54A and PIC16CR58A. In any event, the programmer cannot verify the device once it is code protected.

In code protected parts, the contents of the program memory cannot be read out in a way that the program code can be reconstructed. A location when read out will read as: 0000 0000 xxxx where xxxx is the XOR of the three nibbles.

For example, if the memory location contains 0xC04 (movlw 4), after code protection the output will be 0x008.

In addition, all memory locations starting at 0x40 and above are protected against programming. It is still possible to program locations 0x000 through 0x03F and the configuration word. However, performing a verify with activated code protection logic puts a 4-bit wide "checksum" on PORTA while the 8-bits of PORTB are read as '0's. The checksum is computed as follows:

The four high order bits of an instruction word are "XOR'ed" with the four middle and the four low order bits, and the result is transferred to PORTA. All memory locations are affected.

To program location 0x000 to 0x03F in a code protected part, the programmer should program one nibble at a time and verify the result through the XOR'ed output. For example, to program a location with 0xA93, first program the location with 0xFF3, verify checksum to be 0x003; then program the location with 0xF93 and verify the XOR'ed output to be 0x00C and finally program the location with 0xA93 and verify the read-out to be 0x006.

3.2 <u>Embedding Configuration Word and ID Information in the Hex File</u>

To allow portability of code, a PIC16C5X programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, all configuration word and ID information must be included. Configuration word should have the address of 0xFFF. ID locations are mapped at addresses described in Section 1.6.1 and Table 3-1. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

TABLE 3-1: Configuration Word

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x200 : 0x203]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
[0x040 : 0x17F]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x200 : 0x203]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
[0x040 : 0x1FF]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x200 : 0x203]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
[0x040 : 0x1FF]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16CR54A (CP enable pattern: 000000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Unscrambled	Read Unscrambled
ID Words [0x800 : 0x803]	Read Unscrambled	Read Unscrambled
[0x040 : 0x7FF]	Read Disabled	Read Unscrambled
[0x000 : 0x03F]	Read Unscrambled	Read Unscrambled

PIC16C54B (CP enable pattern: 00000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x200 : 0x203]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
[0x040 : 0x1FF]	Read 0s, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16CR54B (CP enable pattern: 000000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Unscrambled	Read Unscrambled
ID Words [0x800 : 0x803]	Read Unscrambled	Read Unscrambled
[0x040 : 0x1FF]	Read 0's	Read Unscrambled
[0x000 : 0x03F]	Read Unscrambled	Read Unscrambled

PIC16C54C (CP enable pattern: 00000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x200 : 0x203]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
[0x040 : 0x1FF]	Read 0s, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16CR54C (CP enable pattern: 000000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Unscrambled	Read Unscrambled
ID Words [0x800 : 0x803]	Read Unscrambled	Read Unscrambled
[0x040 : 0x1FF]	Read 0's	Read Unscrambled
[0x000 : 0x03F]	Read Unscrambled	Read Unscrambled

PIC16C55 (CP enable pattern: 00000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x200 : 0x203]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
[0x040 : 0x1FF]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16C55A (CP enable pattern: 00000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x200 : 0x203]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
[0x040 : 0x1FF]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x400 : 0x403]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
[0x040 : 0x3FF]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16C56A (CP enable pattern: 000000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode	
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled	
ID Words [0x400 : 0x403]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled	
[0x040 : 0x3FF]	Read 0's	Read Unscrambled, Write Enabled	
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled	

PIC16CR56A (CP enable pattern: 000000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x400 : 0x403]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
[0x040 : 0x3FF]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x800 : 0x803]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
[0x040 : 0x7FF]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16C57C (CP enable pattern: 00000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x800 : 0x803]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
[0x040 : 0x7FF]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16CR57B (CP enable pattern: 000000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled
ID Words [0x800 : 0x803]	Read Scrambled, Write Enabled Read Unscrambled, Write Enable	
[0x040 : 0x7FF]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16CR57C (CP enable pattern: 00000000XXX)

Program Memory Segment	ogram Memory Segment R/W in Protected Mode		
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled	
ID Words [0x800 : 0x803]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled	
[0x040 : 0x7FF]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled	
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled	

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode	
Configuration Word (0xFFF)	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled	
ID Words [0x800 : 0x803]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled	
[0x040 : 0x7FF]	Read Scrambled, Write Disabled	Read Unscrambled, Write Enabled	
[0x000 : 0x03F]	Read Scrambled, Write Enabled	Read Unscrambled, Write Enabled	

PIC16CR58A (CP enable pattern: 000000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode	
Configuration Word (0xFFF)	Read Unscrambled	Read Unscrambled	
ID Words [0x800 : 0x803]	Read Unscrambled	Read Unscrambled	
[0x040 : 0x7FF]	Read Disabled	Read Unscrambled	
[0x000 : 0x03F]	Read Unscrambled	Read Unscrambled	

PIC16C58B (CP enable pattern: 0000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode	
Configuration Word (0xFFF)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled	
ID Words [0x800 : 0x803]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled	
[0x040 : 0x7FF]	Read 0s, Write Disabled	Read Unscrambled, Write Enabled	
[0x000 : 0x03F]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled	

PIC16CR58B (CP enable pattern: 000000000XXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode	
Configuration Word (0xFFF)	Read Unscrambled	Read Unscrambled	
ID Words [0x800 : 0x803]	Read Unscrambled	Read Unscrambled	
[0x040 : 0x7FF]	Read 0's	Read Unscrambled	
[0x000 : 0x03F]	Read Unscrambled	Read Unscrambled	

Legend: X = Don't care

3.3 Checksum

3.3.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC16C5X memory locations and adding up the opcodes up to the maximum user addressable location, e.g., 0x1FF for the PIC16C54/55. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16C5X devices is shown in Table .

The checksum is calculated by summing the following:

- The contents of all program memory locations
- · The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 3-1: CHECKSUM COMPUTATION

Device	Code Protect	Checksum*	Blank Value	0x723 at 0 and max address
PIC16C52	OFF	SUM[0x000:0x17F] + CFGW & 0x00B	0xFE8B	0xECD3
	ON	SUM_XOR4[0x000:0x17F] + CFGW & 0x00B	0x1683	0x1671
PIC16C54	OFF	SUM[0x000:0x1FF] + CFGW & 0x00F + 0x0FF0	0x0DFF	0xFC47
	ON	SUM_XOR4[0x000:0x1FF] + CFGW & 0x00F	0x1E07	0x1DF5
PIC16C54A	OFF	SUM[0x000:0x1FF] + CFGW & 0xFFF	0x0DFF	0xFC47
	ON	SUM_XOR4[0x000:0x1FF] + CFGW & 0x00F	0x1E07	0x1DF5
PIC16C54B	OFF	SUM[0x000:0x1FF] + CFGW & 0xFFF	0x0DFF	0xFC47
	ON	SUM[0x00:0x3F] + CFGW & 0xFFF + SUM_ID	0x0DC6	0xF332
PIC16C54C	OFF	SUM[0x000:0x1FF] + CFGW & 0xFFF	0x0DFF	0xFC47
	ON	SUM[0x00:0x3F] + CFGW & 0xFFF + SUM_ID	0x0DC6	0xF332
PIC16CR54A	OFF	SUM[0x000:0x1FF] + CFGW & 0xFFF	0x0DFF	0xFC47
	ON	SUM[0x00:0x3F] + CFGW & 0xFFF + SUM_ID	0x0DC6	0xF332
PIC16CR54B	OFF	SUM[0x000:0x1FF] + CFGW & 0xFFF	0x0DFF	0xFC47
	ON	SUM[0x00:0x3F] + CFGW & 0xFFF + SUM_ID	0x0DC6	0xF332
PIC16CR54C	OFF	SUM[0x000:0x1FF] + CFGW & 0xFFF	0x0DFF	0xFC47
	ON	SUM[0x00:0x3F] + CFGW & 0xFFF + SUM_ID	0x0DC6	0xF332
PIC16C55	OFF	SUM[0x000:0x1FF] + CFGW & 0x00F + 0x0FF0	0x0DFF	0xFC47
	ON	SUM_XOR4[0x000:0x1FF] + CFGW & 0x00F	0x1E07	0x1DF5
PIC16C55A	OFF	SUM[0x000:0x1FF] + CFGW & 0xFFF	0x0DFF	0xFC47
	ON	SUM[0x00:0x3F] + CFGW & 0xFFF + SUM_ID	0x0DC6	0xF332
PIC16C56	OFF	SUM[0x000:0x3FF] + CFGW & 0x00F + 0x0FF0	0x0BFF	0xFA47
	ON	SUM_XOR4[0x000:0x3FF] + CFGW & 0x00F	0x3C07	0x3BF5
PIC16C56A	OFF	SUM[0x000:0x3FF] + CFGW & 0xFFF	0x0BFF	0xFA47
	ON	SUM_XOR4[0x000:0x3F] + CFGW & 0xFFF + SUM_ID	0x0BC6	0xF132

Legend: CFGW = Configuration Word

SUM[a:b] = Sum of locations a through b inclusive

SUM_XOR4[a:b] = XOR of the four high order bits with the four middle and the four low of memory location order bits summed over the locations a through b inclusive. For example, location_a = 0x123 and location_b = 0x456, then SUM_XOR [location_a : location_b] = 0x0007.

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example, ID0 = 0x1, ID1 = 0x2, ID3 = 0x3, ID4 = 0x4, then SUM_ID = 0x1234.

^{*}Checksum = Sum of all individual expressions **modulo** [0xFFFF]

^{+ =} Addition

[&]amp; = Bitwise AND

TABLE 3-1: CHECKSUM COMPUTATION (CONTINUED)

Device	Code Protect	Checksum*	Blank Value	0x723 at 0 and max address
PIC16CR56A	OFF	SUM[0x000:0x3FF] + CFGW & 0xFFF	0x0BFF	0xFA47
	ON	SUM[0x000:0x3F] + CFGW & 0xFFF + SUM_10	0x0BC6	0xF132
PIC16C57	OFF	SUM[0x000:0x7FF] + CFGW & 0x00F + 0x0FF0	0x07FF	0xF647
	ON	SUM_XOR4[0x000:0x7FF] + CFGW & 0x00F	0x7807	0x77F5
PIC16C57C	OFF	SUM[0x000:0x7FF] + CFGW & 0xFFF	0x07FF	0xF647
	ON	SUM[0x00x:0x3F] + CFGW & 0xFFF + SUM_ID	0x07C6	0xED32
PIC16CR57A	OFF	SUM[0x000:0x7FF] + CFGW & 0x00F + FF0	0x07FF	0xF647
	ON	SUM_XOR4[0x00x:0x7FF] + CFGW & 0xF	0x7807	0x77F5
PIC16CR57B	OFF	SUM[0x000:0x7FF] + CFGW & 0xFFF	0x07FF	0xF647
	ON	SUM[0x00x:0x3F] + CFGW & 0xFFF + SUM_ID	0x07C6	0xED32
PIC16CR57C	OFF	SUM[0x000:0x7FF] + CFGW & 0xFFF	0x07FF	0xF647
	ON	SUM[0x00x:0x3F] + CFGW & 0xFFF + SUM_ID	0x07C6	0xED32
PIC16C58A	OFF	SUM[0x000:0x7FF] + CFGW & 0x00F + 0x0FF0	0x07FF	0xF647
	ON	SUM_XOR4[0x000:0x7FF] + CFGW & 0x00F	0x7807	0x77F5
PIC16C58B	OFF	SUM[0x000:0x7FF] + CFGW & 0xFFF	0x07FF	0xF647
	ON	SUM[0x000:0x7FF] + CFGW & 0xFFF + SUM_ID	0x7C6	0xED32
PIC16CR58A	OFF	SUM[0x000:0x7FF] + CFGW & 0xFFF	0x07FF	0xF647
	ON	SUM[0x000:0x3F] + CFGW & 0xFFF + SUM_ID	0x07C6	0xED32
PIC16CR58B	OFF	SUM[0x000:0x7FF] + CFGW & 0xFFF	0x07FF	0xF647
	ON	SUM[0x000:0x3F] + CFGW & 0xFFF + SUM_ID	0x07C6	0xED32

Legend: CFGW = Configuration Word

SUM[a:b] = Sum of locations a through b inclusive

SUM_XOR4[a:b] = XOR of the four high order bits with the four middle and the four low of memory location order bits summed over the locations a through b inclusive. For example, location_a = 0x123 and location_b = 0x456, then SUM_XOR [location_a : location_b] = 0x0007.

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example, ID0 = 0x1, ID1 = 0x2, ID3 = 0x3, ID4 = 0x4, then SUM_ID = 0x1234.

^{*}Checksum = Sum of all individual expressions **modulo** [0xFFFF]

^{+ =} Addition

[&]amp; = Bitwise AND

4.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

4.1 <u>DC Program Characteristics</u>)

TABLE 4-1: DC CHARACTERISTICS (TA = +10°C TO +40°C) (25°C IS RECOMMENDED

Parameter No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	Note 1
PD2	IDDP	Supply Current (from VDD)			25.0	mA	VDD = 5.0V, Fosc1 = 5MHz
PD3	VDDV	Supply Voltage during verify	VDDmin		VDDmax		
PD5	VHH2	Voltage on MCLR during programming	12.5		13.5	V	
PD6	Інн	Supply current from programming voltage source			100	mA	
PD7	Інн2	Current into MCLR pin during programming (T0CKI=0)		10.0	25.0	mA	VHH = 13.5V, VDD = 5.0V
PD8	VIL	Input Low Voltage	Vss		0.15VDD	V	
PD9	VIH	Input High Voltage	0.85VDD	5.0	Vdd	V	

Note 1: Device must be verified at minimum and maximum operating voltages specified in the data sheet.

4.2 AC Program and Test Mode Characteristics

TABLE 4-1: AC CHARACTERISTICS (TA = $+10^{\circ}$ C TO $+40^{\circ}$ C, VDD = $5.0V \pm 5\%$) (25°C IS RECOMMENDED

Parameter No.	Symbol	Characteristics	Min	Тур	Max	Units	Conditions
P1	TR	MCLR Rise Time	0.15	1.0	8	μs	
P2	TF	MCLR Fall Time	0.5	2.0	8	μs	
P3	TPS	Program Mode Setup Time	1.0			μs	
P4	TACC	Data Access Time			250	ns	
P5	TDS	Data Setup Time	1.0			μs	
P6	TDH	Data Hold Time	1.0			μs	
P7	TOE	Output Enable Time	0		100	ns	
P8	Toz	Output Disable Time	0		100	ns	
P9	Tpw	Programming Pulse Width	10.0	100		μs	
P10	TPWF	Programming Pulse Width		10,000		μs	Configuration Word only
P11	TRC	Recovery Time	10.0			μs	
P12	Fosc	Frequency on OSC1	DC		5	MHz	For incrementing of the PC

FIGURE 4-1: PROGRAMMING AND VERIFY TIMING WAVEFORM





FIGURE 4-2: SPEED VERIFY TIMING WAVEFORM



	IC1	6	$\cap F$	V	~
Г		U	LJ		Λ

N	0	 - ~	•-
N		 	•



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Microchip Technology Inc. 42705 Grand River, Suite 201 Novi, MI 48375-1727 Tel: 248-374-1888 Fax: 248-374-2874

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Hong Kong

Microchip Asia Pacific RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-1189-21-5858 Fax: 44-1189-21-5835

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79


Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-6899939 Fax: 39-39-6899883

9/29/98



Microchip received ISO 9001 Quality System certification for its worldwide headquarters, design, and wafer fabrication facilities in January, 1997. Our field-programmable PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, related specialty memory products and development systems conform to the stringent quality standards of the International Standard Organization (ISO)

All rights reserved. © 1998 Microchip Technology Incorporated. Printed in the USA. 11/98 📢 Printed on recycled paper.



Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.