### **2SJ517**

# Silicon P Channel MOS FET High Speed Power Switching


## HITACHI

ADE-208-575B (Z) 3rd. Edition Jun 1998

#### **Features**

- Low on-resistance  $R_{\rm DS(on)} = 0.18 \quad \mbox{typ. (at V}_{\rm GS} = -4 \mbox{V, I}_{\rm D} = -1 \mbox{A})$
- · Low drive current
- High speed switching
- 2.5V gate drive devices.

#### Outline





#### **2SJ517**

#### **Absolute Maximum Ratings** ( $Ta = 25^{\circ}C$ )

| Item                                   | Symbol                       | Ratings     | Unit |
|--|------------------------------|-------------|------|
| Drain to source voltage                | $V_{\scriptscriptstyle DSS}$ | -20         | V    |
| Gate to source voltage                 | $V_{\sf GSS}$                | ±10         | V    |
| Drain current                          | I <sub>D</sub>               | -2          | A    |
| Drain peak current                     | Note1                        | -4          | A    |
| Body-drain diode reverse drain current | I <sub>DR</sub>              | -2          | A    |
| Channel dissipation                    | Pch Note2                    | 1           | W    |
| Channel temperature                    | Tch                          | 150         | °C   |
| Storage temperature                    | Tstg                         | -55 to +150 | °C   |

Note: 1. PW 100 µs, duty cycle 10 %

2. When using aluminium ceramic board (12.5 x 20 x 0.7 mm)


#### **Electrical Characteristics** ( $Ta = 25^{\circ}C$ )


| Item                                       | Symbol                          | Min  | Тур   | Max  | Unit | Test Conditions                                    |
|--|---------------------------------|------|-------|------|------|--|
| Drain to source breakdown voltage          | $V_{(BR)DSS}$                   | -20  | _     | _    | V    | $I_{D} = -10 \text{mA}, V_{GS} = 0$                |
| Gate to source breakdown voltage           | $V_{(BR)GSS}$                   | ±10  | _     | _    | V    | $I_{G} = \pm 100 \mu A, V_{DS} = 0$                |
| Zero gate voltege drain current            | I <sub>DSS</sub>                | _    | _     | -10  | μΑ   | $V_{DS} = -20 \text{ V}, V_{GS} = 0$               |
| Gate to source leak current                | I <sub>GSS</sub>                | _    | _     | ±10  | μΑ   | $V_{GS} = \pm 8V$ , $V_{DS} = 0$                   |
| Gate to source cutoff voltage              | $V_{GS(off)}$                   | -0.5 | _     | -1.5 | V    | $I_{D} = -1 \text{mA}, V_{DS} = -10 \text{V}$      |
| Static drain to source on state resistance | $R_{\scriptscriptstyle DS(on)}$ | _    | 0.18  | 0.24 |      | $I_{\rm D} = -1$ A, $V_{\rm GS} = -4V^{\rm Note3}$ |
| Static drain to source on state resistance | R <sub>DS(on)</sub>             | _    | 0.27  | 0.43 |      | $I_{\rm D} = -1$ A, $V_{\rm GS} = -2.5$ V Note3    |
| Forward transfer admittance                | y <sub>fs</sub>                 | 1.8  | 3.0   |      | S    | $I_{\rm D} = -1A, \ V_{\rm DS} = -10V^{\rm Note3}$ |
| Input capacitance                          | Ciss                            | _    | 320   | _    | pF   | $V_{DS} = -10V$                                    |
| Output capacitance                         | Coss                            | _    | 190   | _    | pF   | $V_{GS} = 0$                                       |
| Reverse transfer capacitance               | Crss                            | _    | 90    | _    | pF   | f = 1MHz   |
| Turn-on delay time                         | $t_{d(on)}$                     | _    | 14    | _    | ns   | $I_D = -1A, R_L = 10$                              |
| Rise time                                  | t <sub>r</sub>                  | _    | 75    | _    | ns   | $V_{GS} = -4V$                                     |
| Turn-off delay time                        | $t_{d(off)}$                    | _    | 90    | _    | ns   | _  |
| Fall time                                  | t <sub>f</sub>                  |      | 90    |      | ns   | <del>-</del>                                       |
| Body-drain diode forward voltage           | $V_{DF}$                        |      | -0.95 |      | V    | $I_F = -2A, V_{GS} = 0$                            |
| Body-drain diode reverse recovery time     | t <sub>rr</sub>                 | _    | 70    | _    | ns   | $I_F = -2A, V_{GS} = 0$<br>diF/ dt =50A/ $\mu$ s   |


Note: 3. Pulse test


4. Marking is "YY".

#### **Main Characteristics**










### **Package Dimensions**

Unit: mm



#### **2SJ517**

#### **Cautions**

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Hitachi, Ltd. Bemiconductor & IC Di u

Nippon Bidg., 2:6-2, Ohte-macht, Chippda-ku, Tokyo 100-0004, Japan Tell: Tokyo (08) 8070-011 I Fall: (08) 8270-5101

For further information write to:

Hilachi Gemiconductor (America) inc. 2000 Sierra Point Parkway/ Domacher Straße S Britbane, CA 94005-1897 D-85600 Feldurchen UBA

Tel: 800-285-1601 Fa#208-297-0447

Hitschi Burope GmbH - Hitachi Burope Ltd. Confinental Europe

München Tel: 089-9 91 80-0 Fall: 089-929 80-00

Bectronic Components Div. Northern Europe Headquarters VMItebrook Park Lower Cookham Road Maldemead

Berkithlire BL68YA United Kingdom Tel: 01628-585000 Fall: 01628-585160 Hitschi Asia Pie Ltd. Hitachi Tower Bingapore 049818 Tel: 585-0100

Fall: 585-1588

Hilachi Asia (Hong Kong) Ltd. 16 Collect Quanalco-oo Unit 706, North Tower, World Anance Centre Harbour Chy Cantin Road Tsim Sha Tsul Komloon Hong Kong Tel: 07859018 Fall: 27806071

Copyright OH Bachi, Ltd., 1998. All rights reserved. Rinted in Japan.