

2SJ451

Silicon P Channel MOS FET

Application

Low frequency power switching

Features

- Low on-resistance.
- Low drive power
- 2.5V gate drive device.
- Small package (MPAK).




Table 1 Absolute Maximum Ratings (Ta = 25°C)


Item	Symbol	Ratings	Unit
Drain to source voltage	V _{DSS}	-20	V
Gate to source voltage	V _{GSS}	±20	V
Drain current	I _D	-0.2	A
Drain peak current	I _{D(pulse)} *	-0.4	A
Channel dissipation	P _{ch} **	150	mW
Channel temperature	T _{ch}	150	°C
Storage temperature	T _{stg}	-55 to +150	°C

* PW ≤ 10 µs, duty cycle ≤ 1 %
Marking is "ZK-".

Table 2 Electrical Characteristics (Ta = 25°C)

Item	Symbol	Min	Typ	Max	Unit	Test conditions
Drain to source breakdown voltage	V _{(BR)DSS}	-20	—	—	V	I _D = -100 μA, V _{GS} = 0
Gate to source breakdown voltage	V _{(BR)GSS}	±20	—	—	V	I _G = ±100 μA, V _{DS} = 0
Zero gate voltage drain current	I _{DSS}	—	—	-1.0	μA	V _{DS} = -16 V, V _{GS} = 0
Gate to source leak current	I _{GSS}	—	—	±2.0	μA	V _{GS} = ±16 V, V _{DS} = 0
Gate to source cutoff voltage	V _{GS(off)}	-0.5	—	-1.5	V	I _D = -10 μA, V _{DS} = -5 V
Static drain to source on state resistance	R _{DS(on)1}	—	2.3	3.5	Ω	I _D = -100 mA V _{GS} = -4 V *
Static drain to source on state resistance	R _{DS(on)2}	—	5.0	9.0	Ω	I _D = -40 mA V _{GS} = -2.5 V *
Forward transfer admittance	y _{fsl}	0.13	0.23	—	S	I _D = -100 mA V _{DS} = -10 V
Input capacitance	C _{iss}	—	2.4	—	pF	V _{DS} = -10 V
Output capacitance	C _{oss}	—	31	—	pF	V _{GS} = 0
Reverse transfer capacitance	C _{rss}	—	0.6	—	pF	f = 1 MHz
Turn-on delay time	t _{d(on)}	—	0.17	—	μs	V _{GS} = -10 V, I _D = -0.1 A
Rise time	t _r	—	0.68	—	μs	R _L = 100 Ω
Turn-off delay time	t _{d(off)}	—	3.0	—	μs	
Fall time	t _f	—	2.8	—	μs	

* Pulse Test



Package Dimensions

Unit : mm

