

# PM6341 E1XC

# MEETING ETS 300 011 REQUIREMENTS WITH THE E1XC



# **CONTENTS**

CONTENTS	I
LIST OF FIGURES	1
LIST OF TABLES	2
1 REFERENCES	3
2 DEFINITIONS AND TERM GLOSSARY	4
3 BACKGROUND AND OVERVIEW	10
4 SOFTWARE RECOMMENDATIONS	11
4.1 Initialization	14 15
5 HARDWARE RECOMMENDATIONS	28
5.1 Timing Connections	29
6 TEST DETAILS	31
6.C.2 Electrical Characteristics 6.C.3 Functional Characteristics Tests 6.C.4 Interface Procedures Tests 6.C.5 Power Feeding	47 48
APPENDIX A RECOMMENDED FRAMING SOFTWARE	52
A.1 Implementation Assumptions	54
APPENDIX B SOFTWARE RESPONSE TO C.4.3 (TBR 004 B.5.2)	
APPENDIX C SOFTWARE RESPONSE TO C.4.4 (TBR 004 B.5.3)	86
APPENDIX D SOFTWARE RESPONSE TO C.4.5 (TBR 004 B.4.2)	101

# APPLICATION NOTE



PMC-951128 ISSUE 3 E1 FRAMER/TRANSCEIVER

# **LIST OF FIGURES**

igure 1. Event Decision Tree	23
igure 2 Recommended Timing Connections	28
igure 3 Typical Results of 120 $\Omega$ Positive Pulse Test	32
igure 4 Typical Results of 120 $\Omega$ Negative Pulse Test	33
igure 5 Typical Results of Pulse Symmetry Test	34
igure 6 Typical Return Loss of E1XC Receive Line Interface	36
igure 7 Typical C.2.4.2.b Test Signal	37
igure 8 Typical Jitter Tolerance of E1XC	41
igure 9 E1XC Jitter Transfer	42

#### APPLICATION NOTE



PMC-951128 ISSUE 3 E1 FRAMER/TRANSCEIVER

# **LIST OF TABLES**

Table 1.	Recommended Register Initialization	12
Table 2.	States Matrix at User Side	18
Table 3.	States Matrix at Network Side	19
Table 4.	Transient States Matrix	27
Table 5	Output Jitter with Jittered Input Timing	44
Table 6.	Correspondence Between States Table and C Code	71



#### 1 REFERENCES

- ETSI, ETS 300 011 (April 1992), "ISDN; Primary Rate User-Network Interface Layer 1 Specification and Test Principles"
- ETSI, ETS 300 011 Amendment 1 (December 1994), "ISDN; Primary Rate User-Network Interface Layer 1 Specification and Test Principles"
- ETSI, TBR 004 (November 1995); "ISDN; Attachment requirements for terminal equipment to connect to an ISDN using ISDN primary rate access"
- ITU-T Recommendation G.703, Study Group XVIII, Resolution No. 2 (April 1991), "Physical/Electrical Characteristics of Hierarchical Digital Interfaces"
- ITU-T Recommendation G.704, Study Group XVIII, Resolution No. 2 (April 1991), "Synchronous Frame Structures Used at Primary and Secondary Hierarchical Levels"
- ITU-T Recommendation G.706, Study Group XVIII, Resolution No. 2 (April 1991), "Frame Alignment and Cyclic Redundancy Check (CRC) Procedures Relating to Basic Frame Structures Defined in Recommendation G.704"
- ITU-T Recommendation I.431 (03/93), "Primary Rate User-Network Interface Layer 1 Specification"
- PMC-Sierra, Inc., "EQUAD With QDSX Reference Design", PMC-960911, Issue 1



# 2 DEFINITIONS AND TERM GLOSSARY

	TIONS AND TERM SECONARY
AIS	Alarm Indication Signal. This is a standardized (ITU-T G.704) signal consisting of an un-framed all-ones signal. It is transmitted when the data source for the transmit data is unavailable. The E1XC provides the ability to transmit and detect AIS.
B-Channel	The B-Channel is the "building block" of the ISDN user channel. Different numbers of B-Channels are grouped with a D-Channel to produce H0, H11 and H12 ISDN channels.
BER	Bit Error Ratio. This is the ratio of bits received in error to the total bits received.
CAS	Channel-Associated Signaling. This is a standardized (ITU-T G.704) use of TS16 of the E1 frame. CAS consists of sending a 16-frame signaling multiframe in TS16. CAS is not used for ISDN.
CCS	Common Channel Signaling. This is a standardized (ITU-T G.704) use of TS16 of the E1 frame. CCS consists of sending a HDLC formatted packets over TS16. CCS is the same as the D-Channel for ISDN primary rate applications.
CDRC	Clock and Data Recovery Unit. Used by PMC-Sierra to denote the functional block within the E1XC which contains the circuitry for recovering the timing from the received E1 signal to which the received data is re-timed. It is implemented with a DPLL.
CMF	CRC-4 Multiframe. This is a standardized (ITU-T G.704) use of the International Use Bits, Si, in Timeslot 0 of the E1 frame. The Si bits are used to provide a MFAS, a CRC-4 check calculated over the E1 payload, and a far end error indication via E-bits.
CRC	Cyclic Redundancy Check. A type of parity check used to detect bit errors across a transmission link.
D-Channel	The D-Channel is the ISDN datalink channel associated with some number of ISDN user channels. The D-Channel carries LAPD formatted messages. It is carried in TS16 of the E1 frame for ISDN primary rate applications.
DPLL	Digital Phase-Locked Loop. This term is used for phase-locked loops

which make phase corrections in discrete (quantized) corrections.



PMC-951128	ISSUE 3	E1 FRAMER/TRANSCEIVER
DJAT	Digital Jitter Attenuator. This term is u functional block within the E1XC which the phase jitter on the transmit timing rDPLL.	contains the circuitry to attenuate
E1	European First Order transmission form T G.704) base format of the European Hierarchy. It operates at 2048 kbit/s.	`
	The E1 format consists of frames cons (numbered 0 to 31). Timeslot 0 alterna and containing the National Use bits (S Timeslot 0s contain an International Use provide a CMF format.	ates between containing an FAS Sn[8:4]) and an A-bit for RAI. All
E1XC	E1 Framer with Line interface unit. Th Sierra gives to its PM6341 device.	is is the mnemonic label PMC-
ETSI	European Telecommunication Standar body that has the primary objective of European telecommunications connec	end-to-end compatibility for pan-
F0	State zero in the I.431 states table for is "Loss of Power on User Side". In the transmit nor receive signals.	
F1	State one in the I.431 states table for t is the "Operational State". In this state service is available, CRC multiframing	e, network timing and Layer 1
F2	State two in the I.431 states table for the state is the "Fault Condition No. 1". This state received. The differences between the I.604 option used in the network.	ate is the same as F1 except RAI is
F3	State three in the I.431 states table for state is the "Fault Condition No. 2". In available, the user side detects loss of frame alignment), and the user side tra	this state, network timing is not signal (and corresponding loss of
F4	State four in the I.431 states table for the state is the "Fault Condition No. 3". In this state available, the user side detects AIS (and alignment), and the user side transmits	state, network timing is not nd corresponding loss of frame



PMC-951128	ISSUE 3	E1 FRAMER/TRANSCEIVER
F5	is the "Fault Condition No. 4".	able for the user side of the UNI. This state This state is the same as F1 except RAI is ween this state and State F2 depend on the ork.
F6	is the "Power On State". This	ble for the user side of the UNI. This state is the only transient state for the user side e may change to another state after
FAS	•	s term is used both for the frame alignment n) and for E1 frames that contain the frame.
FEBE	structure. Two E-Bits are pro	is term refers to the E-Bits in the CMF vided, one for each sub-multiframe. They put signal when the input signal contains a
FIFO	First In, First Out. This term rethe data serially in the same of	efers to a kind of digital buffer which outputs order in which it was input.
FRMR	E1XC which contains the fran	to denote the functional block within the ning circuitry required to find and maintain he received E1 signal. It also contains AI and AIS.
FTP	procedures used by the PMC- the functionality of a PMC-Sie performed on an evaluation P industry standard test equipm	used by PMC-Sierra to describe the Sierra Product Verification group to verify rra product. Generally, the FTP is CB designed for that purpose, using ent. By PMC-Sierra's ISO-9001 passed successfully before releasing a e.
G0		table for the network side of the UNI. This NT1". In this state, the NT1 can neither
G1	state is the "Operational State	able for the network side of the UNI. This ". In this state, network timing and Layer 1 iframing is transmitted and received.



PMC-951128	ISSUE3	E1 FRAMER/TRANSCEIVER
G2	state is the "Fault Condition No	ole for the network side of the UNI. This of 1". This state is the same as G1 except es between this state and State G5 dependentwork.
G3	state is the "Fault Condition No	able for the network side of the UNI. This b. 2". In this state, network timing is not the network side transmits NOFs.
G4	state is the "Fault Condition No	ble for the network side of the UNI. This a. 3". In this state, network timing is not etwork side transmits AIS, and the ut with RAI.
<b>G</b> 5		ole for the network side of the UNI. This o. 4". The network side detects LOS or asmits NOF with RAI.
G6	state is the "Power On State".	le for the network side of the UNI. This This is the only transient state for the The network side may change to another ed signal.
H0		r channel consisting of six B-Channels. A cannel for ISDN 2048 kbit/s primary rate
H11		er channel consisting of 23 B-Channels. with a single D-Channel for ISDN 1544
H12		er channel consisting of 30 B-Channels. with a single D-Channel for ISDN 2048
HDB3	, ,	of order 3. This is a standardized (ITU-T ed for zero suppression, while maintaining sed for E1 transmission.
HDLC	•	This protocol is commonly specified for ubset of HDLC, LAPD, is used over the
l <sub>a</sub>	Interface A. This refers to the	user side of the UNI.



PMC-951128	ISSUE 3		E1 FRAMER/TRANSCEIVER
I <sub>b</sub>	Interface B. This refers to th	e network side of the UNI	
IPATS	This is a test system from He test for ETS 300 011 complia		any test houses to
ISDN	Integrated Services Digital N telecommunications network and paths supporting a broad	that implemented as a se	•
ISO	International Organization fo voluntary, non-treaty organiz standards bodies from partic	ation whose members are	
ITU-T	International Telecommunical within a United Nations treatissue recommendations on the relating to telegraphy and telecompatibility of international	ty organization. The char echnical, operating, and t ephony." Its primary obje	ter is "to study and ariff questions ective is end-to-end
IUT	Implementation Under Test. test stimulus is being applied responses.		
LAPD	Link Access Procedure for D based on HDLC. It is used for channels.		0 0.
Layer 1	Layer 1 of the ISDN protocol Physical Layer. It is standar		
LOS	Loss of Signal. This is the si it is impossible to recover the number of consecutive zeros	e line timing. For E1, LOS	,
MFAS	Multiframe Alignment Signal. International Use Bits of six of CMF format.		,
NFAS	No Frame Alignment Signal. contain the frame alignment National Use Bits and the RA	signal in TS0. Instead TS	
NOF	Normal Operating Frames. and MFAS are correct, the lippresent (the A-bit in TS0 of t	ne coding (HDB3) is corre	ect, and no RAI is



PMC-951128	ISSUE 3	E1 FRAMER/TRANSCEIVER
NT	Network Termination. Equipment network connection.	ent on user premises which terminates the
OOCMF	<u> </u>	the state an E1 framer is in if it cannot ational Use bits of TS0. An E1 framer is
OOF	Out-Of-Frame alignment. This find the FAS within the received	is the state an E1 framer is in if it cannot discriptions serial 2048 kbit/s data.
PMON	functional block within the E1X accumulate performance statis	m is used by PMC-Sierra to denote the C which contains counters which tics such as framing bit errors, FEBEs, plations. The accumulation interval is rocessor.
RAI		A-bit in TS0 of NFAS frames is used to that a receiver alarm condition (such as
RED	OOF conditions. The E1XC au	ate which is entered due to a persistent tomatically integrates OOF and signals a ED bits in Registers 25H and 27H
Т3	this document. It is used to imp	in the transient states matrix defined in plement the recommendations in G.706 puts in the search for MFAS alignment.
TE	Terminal Equipment. Subscrib premises.	er interface equipment on the user
TS0	alternates between the FAS an	first timeslot (octet) in the E1 frame. TS0 d NFAS frames. The International Use NFAS frames may carry the MFAS. The e A-Bit used for RAI.
TS16		e seventeenth timeslot (octet) in the E1 erally for either CAS or CCS. For ISDN, ed the D-Channel.
UI	Unit Interval. This is a unit use time deviation of phase normal	d to measure phase jitter. The unit is the zed to the bit period.
UNI	User-Network Interface.	



#### 3 BACKGROUND AND OVERVIEW

PMC-Sierra's PM6341 E1XC E1 Framer is a full-featured device which is fully compatible with European Primary Rate ISDN requirements. In relation to the ISDN protocol stack, the E1 transceiver functionality is part of Layer 1. The primary source of European ISDN specifications is ETSI. For Layer 1, the primary ETSI specifications are ETS 300 011 and TBR 004.

ETS 300 011 and TBR 004 are based on the ITU-T suite of requirements for interfaces operating at 2048 kbit/s. However, ETSI expands on the ITU-T standards by specifying the test principles. Annex C of ETS 300 011 is devoted to "Conformance test principles for the user and the network side of the interface."

The PM6341 E1XC has a parallel microprocessor port which provides access to the E1XC'S internal register set. Via these registers, all relevant Layer 1 status conditions can be monitored, and all maintenance responses can be controlled such that the E1 interface complies with ETS 300 011. However, it is left to the software to appropriately control the E1XC's responses to various status conditions.

This document makes general recommendations for software and hardware development, then describes each test in ETS 300 011 Annex C. It explains how following PMC-Sierra's recommendations for designing with the PM6341 E1XC will allow the implementation to meet the ETS 300 011 requirements.

Note: It is assumed that the reader is familiar with the documents cited in the References section. They should be read in conjunction with this document.



#### 4 SOFTWARE RECOMMENDATIONS

The E1XC has a full-featured register set which provides access to all the status monitoring and control functions necessary to pass the ETS 300 011 tests. However, it is up to the software to use the E1XC registers properly. This section details the considerations that must be taken while developing software for an E1XC design.

The software has four main functions:

- initializing,
- performance monitoring,
- implementing of the I.431 states matrix for static states,
- handling transient states.

This section explains how the software development should be approached for each of these four functions.

Interrupt-driven routines are recommended because they are much more efficient than polling routines when responding to low frequency events such as Layer 1 defects. In general, changes in Layer 1 status can be enabled to generate an interrupt indication on the E1XC'S INTB output pin.

#### 4.1 Initialization

After E1XC power up, a software reset should be performed on the E1XC to put it in a default state. The software reset is performed by setting the RESET bit (register 0DH) then clearing it. The recommended initial configuration is given in Table 1. Registers which are not included in Table 1 should be left in their default state. Also, bits which are not included in Table 1 should be left in their default state.



Table 1. Recommended Register Initialization

Register Address (hex)		Recommended Configuration
00	TRKEN=1	This allows E1XC to automatically propagate an AIS to the receive backplane while in OOF condition.
02	TXSA4=1	Default value.
07	PLLREF1=1	This chooses the possible transmit timing reference to be either RCLKO or TCLKI
	RLLREF0=X	This bis should be set according to the desired transmit timing mode. (See the Timing Connections section)
09	RXSA4EN=0	This allows TS16 to be extracted for D-Channel processing.
19	N1[7:0]=FF	The value in this register must be the same as in Register 1AH when the transmit timing reference is at the line rate.
1A	N2[7:0]=FF	This sets the DJAT transfer function for maximum jitter attenuation.
1B	CENT=1	This allows the DJAT FIFO to center itself thereby providing maximum room to absorb phase differences between the input and output transmit clocks.
	SYNC=0	This bit should be cleared whenever Register 1AH does not contain its default value (2FH).
	LIMIT=0	This function should be disabled so that the DJAT FIFO does not disrupt the DJAT PLL operation. With the hardware connections recommended in this document, the FIFO should never reach a condition where LIMIT would be useful.
20	CRCEN=1	This enables the MFAS alignment circuitry in the FRMR.
	CASDIS=1	This disables the CAS multiframe alignment circuitry in the FRMR.
	REFCRCE=1	This enables the CRC error monitor to force a reframe if an excessive CRC error condition is detected.
21	BIT2C=1	This enables the E1XC to declare OOF if Bit 2 of TS0 of NFAS frames is received incorrectly for three consecutive frames.



Register Address (hex)		Recommended Configuration
22	OOFE=1	This enables changes in the status of the FAS alignment circuit to generate interrupt indications on the E1XC'S INTB output pin.
	OOCMFE=1	This enables changes in the status of the MFAS alignment circuit to generate interrupt indications on the E1XC'S INTB output pin.
23	RRAE=1	This enables changes in the status of the RAI detection circuit to generate interrupt indications on the E1XC'S INTB output pin.
	REDE=1	This enables changes in the status of the RED detection circuit to generate interrupt indications on the E1XC'S INTB output pin.
	AISE=1	This enables changes in the status of the AIS circuit to generate interrupt indications on the E1XC'S INTB output pin.
30	IND=1	This enables indirect accessing of the Transmit Per- Channel Serial Controller (TPSC) registers within the E1XC.
		The indirect registers within the TPSC should be initialized as explained below.
44	SIGEN=0	This disables the transmission of Channel-Associated Signaling in TS16.
	DLEN=0	This disables the transmission of Channel-Associated Signaling in TS16.
	GENCRC=1	This enables the generation of the CRC multiframe.
5C	THS=1	This sets the 'slicing' threshold of the receive pulse slicer (RSLC) in the E1XC to 50%. This setting ensures maximum immunity to interference and reflections at the input port.

Idle timeslots within the E1 frame must contain at least three binary ones. To implement insertion of compliant Idle codes, the Transmit Per-Channel Serial Controller (TPSC) in the E1XC must be properly initialized.

The TPSC contains a number of indirect registers which are used to control the transmitted timeslots on a per-channel basis. Accessing these registers is described in the section of the E1XC data book entitled "Using the Per-Channel Serial Controllers".



The indirect registers in the TPSC should be initialized so that each timeslot's IDLE code byte contains a value with at least three binary ONEs. Additionally, each timeslot's Data Control byte should be programmed so that the DS[1:0] bits are both cleared to logic zero, and the SUBS bit is set according to whether that timeslot is idle or not. Refer to the E1XC data book for further information on the use of these bits.

Once the TPSC is initialized, the PCCE bit in Register 30H should be set to logic one, enabling the per-channel functions as programmed in the TPSC indirect registers.

The variables and timers for implementing the I.431 states matrix and the transient states matrix (see section 4.4.4) should all be reset. Note that the most robust implementation would be to initialize the variables with a "best guess" of the current state.

#### 4.2 Performance Monitoring

In I.431, performance monitoring of the 2048 kbit/s primary rate interface is optional.

The PMON functional block of the E1XC provides counters for accumulating performance monitoring statistics, with the accumulation interval under microprocessor control. Refer to the description of Registers 49H to 4FH in the E1XC data book for an explanation of the operation of these registers.

The PMON counters are large enough such that the probability of saturating them during a one second interval is less than 0.001% under a BER of 1:10<sup>3</sup>. The values in these counters can be used to extrapolate the actual BER (see the section entitled "Using the Performance Monitor Counter Values" in the E1XC data book).

Whether or not the performance monitoring statistics are collected by the system, the FEBE count must be monitored to detect the I.431 F5 state. The F5 state is distinguished from the F2 state by the continuous reception of FEBEs.

Continuous reception of FEBEs corresponds to FEBEs received at a rate of 1000 per second. Therefore, the PMON FEBE counter (Registers 4AH and 4BH) must be polled to check the rate of FEBE reception.

I.431 says that the reception of continuous FEBEs should cause transitions within the states matrix. It is suggested that the PMON FEBE counters be polled every 10 ms and the value returned compared with a threshold to determine if continuous FEBEs have been received over the last 10 ms interval.

Therefore, if 10 FEBEs are received in 10 ms, continuous FEBEs are being received. However, the tolerance of the timer as well as robustness against bit errors should also be taken into account. Therefore, the threshold corresponding to continuous FEBEs received is given by:



threshold = 
$$FEBE_rate_{max} \times T \times \left(1 - BER_{max} - \frac{tolerance}{10^6}\right)$$
 (1)

where *threshold* is the minimum number of FEBEs which corresponds to continuous FEBEs being received during the polling interval, *FEBE\_rate<sub>max</sub>* is the maximum rate that FEBEs can be indicated (two per multiframe), *T* is the polling time interval, *BER<sub>max</sub>* is the maximum BER under which continuous received FEBEs is to be detected, and *tolerance* is the sum of the tolerances of the polling timer and the incoming line rate (in ppm).

Note: threshold should be rounded down to the nearest integer.

For example, using the recommended values of T=10ms and  $BER_{max}=10^{-3}$ , and assuming *tolerance*=1000ppm, the *threshold* value would be:

threshold = 
$$1000$$
bps× $0.010$ s× $\left(1-10^{-3} - \frac{1000$ ppm}{ $10^{6}$ }\right)  
=  $9.98 \approx 9$ 

Note: The time it takes for a microprocessor to service the timer interrupts will be variable. This variability should be included in the *tolerance* term.

#### 4.3 Implementing the I.431 States Matrix

ITU-T I.431 defines a states matrix for each side of the ISDN primary rate UNI. The purpose of those matrices is to standardize the way in which each side of the interface informs the other of the Layer 1 status related to the different defects which may be present.

States F0 to F6 (defined in the Glossary and Term Definitions section) are states at the user side, while states G0 to G6 (also defined in the Glossary and Term Definitions section) are the states at the network side of the UNI.

Corresponding to each state, each side of the interface must exchange information on the Layer 1 status, as well as passing primitives between Layer 1 and Layer 2, and between Layer 1 and the management entity.

The microprocessor monitoring and controlling the PM6341 E1XC, must be able to correctly implement the I.431 states matrix. Typically, this requires detecting a change in Layer 1 status and responding appropriately. The response usually requires a steady-state signal transmitted toward the interface as well as the passing of primitives to the Layer 2 and management entities.



Since the frequency of the state transitions is generally low, it is best to handle them using interrupt-driven routines. In the E1XC, many different conditions can be enabled to generate interrupt indications on the INTB output.

In order to implement the states matrix, it is sufficient to enable the interrupts due to RAI detection, RED alarm assertion, and AIS detection. The detection circuits for all three of these defects are contained in the FRMR functional block of the E1XC. To enable these interrupts, the following bits should be set to logic one (as specified in the Initialization section):

- RRAE bit in Register 23H
- REDE in Register 23H
- AISE in Register 23H

When an interrupt is indicated on the INTB output of the E1XC, the microprocessor should first read Register 08H. Register 08H indicates which functional blocks within the E1XC are asserting the INTB signal. If the FRMR bit is set to logic one, then one of the above interrupts may have occurred (note that other FRMR interrupt sources will likely be enabled for purposes other than the states matrix — see section entitled "Transient States").

Once it is determined that a FRMR interrupt has occurred, the microprocessor should read Register 25H. For each interrupt source, there is a corresponding interrupt indication bit whose mnemonic label ends with an "I". These bits are set when the corresponding status bit changes state. Therefore, in Register 25H, the RRAI, REDI, and AISI bits should be examined.

Note: The interrupt indication bits are cleared upon read. This also clears the assertion of the INTB signal (unless other interrupts are pending). Therefore, it is important to save the value of the interrupt indication bits until they are fully processed.

If any of these bits is logic one, then the corresponding state has changed since the last time that register was read, generating the interrupt. If one or more of the RRAI, REDI, and AISI bits are set to logic one, then the microprocessor should read Register 27H. In that register, the RRA, RED, and AIS bits should be examined to determine the current state of the FRMR. Depending on these values, the appropriate state transition should be performed, as explained below.

ITU-T I.431 defines the states matrices for the user and network side of the UNI. It contains two tables which show how new events should move the equipment through the state matrix, including what signal to transmit towards the interface and what primitives to pass to the Layer 2 and management entities.

#### **APPLICATION NOTE**



PMC-951128 ISSUE 3 E1 FRAMER/TRANSCEIVER

The difficulty with implementing the matrices in I.431 is that they do not explicitly explain which events are mutually exclusive, and which events take precedence over others. For example, when AIS is received a framer will declare RED Alarm; however, AIS and RED Alarm are considered different events which move the equipment into different states. Therefore, a decision has to be made as to the precedence of these events.

In the following two tables, Tables 2 and 3, the I.431 states matrices are re-written for actual interrupt events within the E1XC. These tables looks different than those in I.431 because interrupt events in the E1XC do not have a one-to-one correspondence with the events defined in I.431.

In Tables 2 and 3, the following acronyms and symbols are used:

/	Impossible event.
_	No response required.
AIS	There are two bits in the E1XC with this name: Bit 2 in Register 27H, and Bit 0 in Register 45H. Respectively, these bits indicate the current status of the AIS detection circuit and control the transmission of AIS.
AISI	Bit 2 in Register 25H of the E1XC. This bit indicates that a change of status of the AIS detection circuit has caused an interrupt.
FEBE	This variable contains the number of FEBEs received over the last performance monitoring polling interval. This value is read from the PMON FEBE counter (Registers 4AH and 4BH) in the E1XC.
F <i>z</i>	Go to State Fz.
G <i>z</i>	Go to State Gz.
MPH-y	Issue management primitive <i>y</i> as defined in I.431.
RCLKO	The clock recovered from the received signal. It is available on the E1XC's RCLKO output pin as well as internally as the transmit timing reference. For more information, refer to the Timing Connections section.
RED	Bit 3 in Register 27H of the E1XC. This bit indicates the current state of the RED alarm integration circuit. RED Alarm is an integrated version of OOF.
REDI	Bit 3 in Register 25H of the E1XC. This bit indicates that a change of status of the RED alarm integration circuit has caused an interrupt.
REMAIS	Bit 3 in Register 45H of the E1XC. This bit controls the transmission of the RAI in outgoing signal.
PH-x	Issue primitive x as defined in I.431.

E1 FRAMER/TRANSCEIVER

PMC-951128



ISSUE 3

RRAI	Bit 7 in Register 25H of the E1XC. This bit indicates that a change of status of the RAI detection circuit has caused an interrupt.
RRA	Bit 7 in Register 27H of the E1XC. This bit indicates the current status of the RAI detection circuit.
TCLKI	An independent timing signal applied to the TCLKI input of the E1XC. For more

information, refer to the Timing Connections section.

Table 2. States Matrix at User Side

Initial State			F1	F2	F3	F4	F5
Remote Alarm Transmission			REMAIS=0	REMAIS=0	REMAIS=1	REMAIS=1	REMAIS=0
Transmit	Transmit Timing Reference		RCLKO	RCLKO	TCLKI	RCLKO	RCLKO
	RRAI=1	RRA=0	/	PH-AI MPH-AI F1	/	/	PH-AI MPH-AI F1
		RRA=1	PH-DI MPH-E11 F2	/	/	/	/
	REDI=1	RED=0	/	/	PH-AI MPH-AI F1	PH-AI MPH-AI F1	/
New Event		RED=1	PH-DI MPH-E12 F3	MPH-E12 F3	/	_	MPH-E12 F3
	AISI=1	AIS=0	_	/	_	MPH-E12 F3	/
		AIS=1	PH-DI MPH-E13 F4	MPH-E13 F4	MPH-E13 F4	/	MPH-E13 F4
	FEBE <threshold<sup>1</threshold<sup>		_	_	_	_	MPH-E11 F2
FEBE>= threshold <sup>1</sup>		_	MPH-E14 F5	_	_	_	

The threshold for continuous FEBE detection is calculated using Equation (1) in the Performance Monitoring section.

Table 2 does not contain information on States F0 and F6 since the events related to these states (loss and return of power) cannot be detected within the E1XC. These events must be detected externally as part of the power supply design.



**Table 3. States Matrix at Network Side** 

Initial State			G1	G3	G5
Transmitter Configuration			REMAIS=0 AIS=0	REMAIS=0 AIS=0	REMAIS=1 AIS=0
RRAI=		RRA=0	/	PH-AI MPH-AI G1	/
New Event		RRA=1	PH-DI MPH-E12 G3	/	/
	REDI=1	RED=0	/	/	PH-AI MPH-AI G1
		RED=1	PH-DI MPH-E14 G5	MPH-E14 G5	/

Table 3 does not contain information on States G0, G2, G4 and G6 since the events related to these states (loss of power, FC1, FC3, and power on) cannot be detected within the E1XC.

#### 4.4 Transient States

In addition to the static states defined in the I.431 states matrices, there are transient states which must be handled by the E1XC.

Some important transient states which must be handled properly are those related to framing. This section explains how the microprocessor should use the status and control bits within the E1XC to properly handle transient states related to framing procedures.

Tests C.4.3 (Frame Alignment), C.4.4 (CRC Multiframe Alignment) and C.4.5 (CRC Processing) in ETS 300 011 stress the IUT's response to transient framing conditions. Because the stimulus for C.4.4 was poorly specified in the 1992 issue of the specification, Amendment 1 (A1) to ETS 300 011 was issued (in 1994) containing a new C.4.4 stimulus which supersedes the previous specification. Equipment based on the E1XC should be tested to Amendment 1 for C.4.4.

The E1XC can interrupt the microprocessor in response to transient states via its INTB output. It is recommended that interrupts be used for all the maintenance functions since these events usually have a low frequency of occurrence, but require a quick response.



#### 4.4.1 Frame Alignment

The ETS 300 011 C.4.3 test stresses the terminal equipment's ability to properly assert RAI in response to loss of FAS alignment.

The correct response is described in ITU-T G.706 Section 4.1. This standard specifies several options. However, inspection of the expected response in ETS 300 011 C.4.3 implies that:

- Frame alignment is considered found if the FAS is found followed in the next frame with Bit 2 set to logic one, followed by a FAS in the next frame.
- Frame alignment is considered lost if three consecutive incorrect FASs have been received. Additionally, frame alignment is considered lost if Bit 2 in TS0 in NFAS frames has been received in error on three consecutive occasions.

The E1XC provides configuration bits to support all the framing options given in G.706. If the registers are programmed as indicated in the Initialization section, the E1XC will conform with the ETS 300 011 expectations.

The E1XC provides the OOF bit in Register 26H to indicate the state of its FAS alignment circuit. Additionally, changes of state of the OOF bit are indicated in the OOFI bit in Register 24H. The OOFI bit can be enabled to indicate interrupts on the INTB signal by setting the OOFE bit in Register 22H to logic one.

Generally, the equipment should send an RAI in response to loss of FAS alignment. This is accomplished by setting the REMAIS bit to logic one when the E1XC interrupts indicating OOFI=1 and OOF=1. The REMAIS bit should be cleared to logic zero when the E1XC interrupts indicating OOFI=1 and OOF=0.

However, as explained in the next subsection, the E1XC can be forced out of FAS alignment by the circuit searching for MFAS alignment. Therefore, the OOFI interrupt should be handled as part of a more comprehensive FRMR interrupt-handling routine. A transient states matrix to handle this is detailed in Section 4.4.4. An explanation of how that matrix responds to the C.4.3 test stimulus is given in Appendix B.

### 4.4.2 CRC Multiframe Alignment

The ETS 300 011 (A1) C.4.4 test stresses the terminal equipment's ability to properly assert RAI in response to a loss of MFAS alignment.

The correct response is described in ITU-T G.706 Section 4.2 which specifies three main requirements concerning responses to MFAS alignment status:



- MFAS alignment is considered found if at least two valid MFASs are located within 8 ms (64 basic frames), with the time separating the two MFASs being 2 ms or a multiple of 2 ms.
- If MFAS alignment cannot be achieved in 8 ms, a re-search for FAS alignment should be initiated.
- If MFAS alignment cannot be achieved within a time limit in the range of 100 ms to 500 ms, consequent actions should be taken equivalent to those specified for loss of frame alignment.

It is important to understand the intent of this specification. If the terminal equipment is configured to expect a CRC-4 multiframe formatted signal, then it searches for MFAS alignment after finding FAS alignment. If it cannot find the MFAS alignment in a reasonable time, then the equipment should "assume" that it has framed to a mimic basic FAS. It therefore forces a re-search for the FAS alignment. After doing this a number of times without ever finding MFAS alignment, then the equipment makes another "assumption" — it assumes that the far end equipment is not sending a CMF formatted signal and gives up disrupting the FAS alignment. However, if the equipment does find MFAS alignment at least once before giving up then it assumes that the far end is sending a CMF-formatted signal but there is another problem (e.g. high BER).

The ETS 300 011 (A1) C.4.4 test expects RAIs to be transmitted to indicate the conformance to the specification. An RAI may be sent every time a reframe is forced by the MFAS alignment circuitry. Additionally, if the equipment decides that the far end is not sending a CMF-formatted signal, it should continuously assert RAI. If the equipment decides that the far end is sending a CMF-formatted signal but that another problem is present, then it stops asserting RAI.

The E1XC provides a number of register bits to indicate the state of the FRMR functional block:

- the OOF and OOCMF bits in Register 26H. These bits indicate the current status
  of the basic and CMF frame find circuits.
- the OOFI and OOCMFI bits in Register 24H. These bits indicate that a change of state has occurred in the OOF and OOCMF bits, respectively, at least once since the last time Register 24H was read.
- the OOFE and OOCMFE bits in Register 22H. These bits enable the OOFI and OOCMFI bits to generate interrupt indications on the INTB output pin.
- the CMFACT bit in Register 21H. This bit indicates that a re-search for FAS alignment has been forced at least once since the last time Register 21H was read.



It is expected that the MFAS alignment transient states will be processed using interrupts.

A comprehensive interrupt-handling routine expects interrupts from a variety of sources within the PM6341 E1XC. Therefore, it should first determine which quadrant interrupted then whether the FRMR was the source of the interrupt before processing the OOF and OOCMF status bits. To do this, the microprocessor should read Register 08H to check if the FRMR bit is set to logic one. If so, the software should call a routine which implements the transient framing states matrix detailed in the next section.

Once a FRMR interrupt is detected, a software routine which implements the transient states matrix in Section 4.4.4 should be called. The operation of that routine in response to the C.4.4 (A1) test stimulus is explained in Appendix C.

#### 4.4.3 CRC Processing

The ETS 300 011 C.4.5 test stresses the terminal equipment's ability to properly send FEBE's and assert RAI in response to received CRC-4 errors.

The correct response is described in ITU-T G.706 Section 4.3.2. That standard says:

To achieve the probability bounds for detection of false frame alignment, a
preferred threshold count is 915 errored CRC blocks out of 1000, with the
understanding that a count of ≥ 915 errored CRC blocks indicates false
frame alignment.

The E1XC provides configuration bits to support various framing options. If the registers are programmed as indicated in the Initialization section, the E1XC will will respond to stimulus as expected by the ETS 300 011 tests.

The E1XC provides the REFCRCE bit in Register 20H to enable reframing due to excessive CRC-4 errors. Also, It provides the OOF bit in Register 26H to indicate the state of its FAS alignment circuit. Additionally, changes of state of the OOF bit are indicated in the OOFI bit in Register 24H. The OOFI bit can be enabled to indicate interrupts on the INTB signal by setting the OOFE bit in Register 22H to logic one.

Generally, the equipment should send an RAI in response to loss of FAS alignment. This is accomplished by setting the REMAIS bit to logic one when the E1XC interrupts indicating OOFI=1 and OOF=1. The REMAIS bit should be cleared to logic zero when the E1XC interrupts indicating OOFI=1 and OOF=0. An explanation of how the matrix in Section 4.4.4 responds to the C.4.5 test stimulus is given in Appendix D.



## 4.4.4 Transient Framing States Matrix

Figure 1 shows a decision tree to determine which event has occurred based on status bits and software variables.

Figure 1. Event Decision Tree OOFI OOCMF OOF EVENT ( EVENT 2 CMFAC OOCMF EVENT 1 OOCMFI GNORE EVENT 7 CMF **FALSE** EVENT 7 TRUE EVENT 8 EVENT 3 **EVENT 6 T3 EXP FALSE** TRUE EVENT EVENT 4



Table 4 depicts a transient state matrix for framing events. The table associates interrupt events with movement about the matrix. The following acronyms and symbols are used:

/	Impossible event. No response is required.
_	No response required.
CMF	This Boolean software variable indicates whether the MFAS alignment circuit has found MFAS alignment at least once since the list time the FAS alignment circuit was out-of-frame alignment due to FAS errors. CMF will be cleared to FALSE when the IUT moves from S1 to S2 and CMF will be set to TRUE whenever the IUT moves to S3.
CMFACT	Bit 1 in Register 21H of the E1XC. This bit indicates that the current OOF=1 state was caused by the MFAS alignment circuitry which forced a reframe because it could not find MFAS alignment within 8 ms.
CRCEN	Bit 7 of Register 20H. When set, this bit enables the MFAS find circuitry.
E0	Event 0. Non transient event. This is indicated by OOFI=0 and OOCMFI-0, or OOFI,=0 OOCMFI=1 and OOCMF=1.
E1	Event 1. FAS alignment lost due to FAS errors. This is indicated by OOFI=1, OOF=1, and CMFACT=0.
E2	Event 2. FAS alignment found. This is indicated by OOFI=1 and OOF=0.
E3	Event 3. MFAS alignment found. This is indicated by OOFI=0, OOCMFI=1, OOCMF=0, and IGNORE=0.
E4	Event 4. FAS reframe forced and T3 is expired and no MFAS alignment was found before T3 expired. This is indicated by OOFI=1, OOF=1, CMFACT=1, OOCMFI=0, CMF=FALSE, and T3>300 ms.
E5	Event 5. FAS reframe forced while timer, T3, is not yet expired and MFAS alignment has not been found. This is indicated by OOFI=1, OOF=1, CMFACT=1, OOCMFI=0, CMF=FALSE and T3<300 ms.
E6	Event 6. FAS reframe forced and MFAS alignment has been found at least once. This is indicated by OOFI=1, OOF=1, CMFACT=1, OOCMFI=0, and CMF=TRUE.
E7	Event 7. MFAS alignment lost. This is indicated by OOFI=1, OOF=1, CMFACT=1, and OOCMFI=1.
E8	Event 8. Spurious MFAS alignment found. This is indicated by OOFI=0, OOCMFI=1, OOCMF=0, and IGNORE=1.
FALSE	This is the Boolean value FALSE.
IGNORE	This Boolean software variable indicates whether the first occurrence of MFAS alignment is spurious and should therefore be ignored.

#### APPLICATION NOTE



PMC-951128	ISSUE3	E1 FRAMER/TRANSCEIVER
NOF		d, clears the RAI indication (A-Bit in TS0) in the lished by clearing the REMAIS bit in Register 45H of
OOCMF	Bit 4 in Register 26H of the E1XC. alignment circuit.	This bit indicates the current state of the MFAS
OOCMFI	Bit 4 in Register 24H of the E1XC. alignment circuit has caused an int	This bit indicates that a change of status of the MFAS errupt.
OOF	Bit 6 in Register 26H of the E1XC. alignment circuit.	This bit indicates the current state of the FAS
OOFI	Bit 6 in Register 24H of the E1XC. alignment circuit has caused an int	This bit indicates that a change of status of the FAS errupt.
RAI		d, sets the RAI indication (A-Bit in TS0) in the lished by setting the REMAIS bit in Register 45H of the
REFR	Bit 2 in Register 20H. This bit shot alignment.	uld be cleared then set to force a reframe of basic frame
REFRDIS	Bit 0 in Register 20H. When set, th	is bit suppresses the basic frame find circuit.
RESET_T3	This is a reference to reset timer T	3.
S1	Transient State 1. In this state, the lost due to FAS errors. RAI should	e IUT is searching for FAS alignment because it was I be transmitted during this state.
S2	Transient State 2. In this state, the MFAS alignment. RAI should not be	e IUT has acquired FAS alignment and is searching for pe transmitted during this state.
S3		e IUT has acquired both FAS alignment and MFAS ational state. RAI should not be transmitted during this
S4		e IUT has acquired FAS alignment, but not MFAS expired and CMF=FALSE. RAI should be transmitted in
S5	MFAS alignment circuit forced the	e IUT is searching for FAS alignment because the FAS alignment circuit to reframe while the timer, T3, RAI should be transmitted during this state.
S6		e IUT is searching for FAS alignment because the FAS alignment circuit to reframe while CMF=TRUE. ng this state.
Sz	Go to State Sz.	



PMC-951128	ISSUE 3	E1 FRAMER/TRANSCEIVER
Т3	Timer 3. This is a resettable timer which implements the G.706 Section 4.2. A 300 ms expiry limit is recommend 100 to 500 ms range specified in G.706.	
TRUE	This is the Boolean value TRUE.	

The transient states matrix in Table 4 assumes that the E1XC has been initialized as recommended in the Initialization section.

Also, the bits in Register 24H and the CMFACT bit in Register 21H are cleared upon read. Therefore, whenever these registers are read all the bits must be fully processed or else stored for future processing.

Table 4 should be interpreted as follows:

- a) The interrupt event should be determined based on Figure 1.
- b) The entry in Table 4 should be located, the one which corresponds to the current state and the interrupt event.
- c) If the table entry has a " / " or " " then no action need be taken. Else the following actions need to be taken:
  - i) The next state (indicated in the entry) should be entered.
  - ii) The software variables should be updated as indicated.
  - iii) The Timer T3 should be controlled as indicated.
  - iv) The transmitted RAI should be controlled as indicated.



# **Table 4. Transient States Matrix**

Event	Initial State						
	S1	S2	<b>S</b> 3	S4	<b>S</b> 5	S6	
E1	/	R. CRCI	S1 AI EN=1 RE=0	_	,	/	
E2	S2 RESET_T3 CMF=FALSE NOF REFR=0 IGNORE=0	,	/	_	S2 NOF	S2 NOF	
<b>E</b> 3	/	S3 CMF=TRUE / NOF NOF REFRDIS=0		,	,		
E4	S4 RAI REFRDIS=1 IGNORE=1		1	_	,	1	
E5	/ S5 RAI			,	,		
E6	/ S6 NOF			,	,		
E7	,	1	S2 NOF CRCEN=0		1		
E8		/		S4 IGNORE=0 TOGGLE REFR		/	



#### 5 HARDWARE RECOMMENDATIONS


This section details some of the hardware considerations necessary for an E1XC-based design to comply with ETS 300 011. Only the requirements which relate directly to the E1XC and its operation are covered in this section.

# 5.1 Timing Connections

The E1XC is designed to have a variety of timing options for the transmit and receive data paths.

Figure 2 shows the recommended hardware connections for timing distribution.

Figure 2 Recommended Timing Connections



The timing connections shown in Figure 2 can support the different synchronization modes required for the Ia and Ib interface. The Ib interface always synchronizes its timing to the network clock (independently-timed mode), while the Ia interface times synchronizes its timing to the recovered line clock (loop-timed mode), unless the line signal is lost in which case the Ia must switch to a local independent timing reference (hold-over mode).

The connections shown in Figure 2 support all three synchronization modes. This connection scheme provides the required transmit timing options by using the PLLREF[1:0] bits in Register 07H of the E1XC.



#### 5.1.2 Loop-Timed Mode

In loop-timed mode, the transmit timing is synchronized to the timing recovered from the line. With the connections shown in Figure 2, this is accomplished by setting the PLLREF[1:0] bits in the E1XC to 10B. In that case the RCLKO signal is internally connected as the transmit timing reference.

#### 5.1.3 Independently-Timed Mode

In independently-timed mode, the transmit timing is sourced from an independent timing source. With the connections shown in Figure 2, this is accomplished by setting the PLLREF[1:0] bits in the E1XC to 11B. In that case the TCLKI input signal is used as the transmit timing reference.

TCLKI does not necessarily need to be at the line rate, 2048kbps, but can be any rational factor of the line rate (e.g. 1.544MHz, 8kHz, etc.); however, in all cases the DJAT Programmable Divisors in Registers 19H and 1AH of the PM6341 E1XC need to be set to meet the following constraint:

$$\frac{f_{TCLKI}}{2048kHz} = \frac{N_1 + 1}{N_2 + 1}$$

where N1 is the value contained in Register 19H, and N2 is the value contained in Register 1AH, and fTCLKI is the frequency of the signal applied to the TCLKI input.

#### 5.1.4 Hold-Over Mode

Hold-over mode only applies to the la interface which normally operates in loop-timed mode. Hold-over mode is entered whenever the signal at the input port is lost or seriously corrupted. In that case, the timing reference is switched to a local timing.

Since the loss of input signal is handled by the states matrix, switching between loop-timed and hold-over modes should be handled during state transitions. In particular, hold-over mode is used during State F3, while loop-timed mode is used for all other states on the user side of the interface.

# 5.2 Line Interface Circuitry

The transmit and receive line interface circuits should follow the recommendations given in the E1XC data book for  $120\Omega$  connections. Typically, these circuits consist of a transformer and a passive network.

The line interface circuits recommended in the E1XC data book are designed to meet the functional requirements of the E1 interface. Using those recommendations, the

#### APPLICATION NOTE



PM6341 E1XC

PMC-951128 ISSUE 3 E1 FRAMER/TRANSCEIVER

equipment should pass tests C.2.3 (Specifications at the Output Ports) and C.2.4 (Specifications at the Input Ports).

Tests C.2.9 (Tolerable Longitudinal Voltage) and C.2.11 (Impedance Towards Ground), are not directly related to the characteristics of the E1XC. Rather they are related to the characteristics of the transformer (and other line-side circuitry). Therefore, the transformer manufacturer should be contacted for information on how to meet those requirements.

Additionally, there are requirements other than ETS 300 011 which affect the design of the line interface circuitry of ISDN equipment. These include safety and emissions regulations. These are often defined on a national basis, so it is important to contact the national telecommunications approval board to determine what additional circuitry may be needed to meet these regulations.

Due to the liability associated with safety and emissions issues, PMC-Sierra does not specify protection circuitry. However, independent consultants are available to help in this area.

#### 5.3 Power Supply

The E1XC does not directly affect the conformance of the power supply to ETS 300 011. The manufacturers of the components used in the power supply should be contacted for information on how to meet the associated requirements.



#### 6 TEST DETAILS

This section reviews every test described in ETS 300 011's Annex C. For each test, a brief description is given, then PMC-Sierra's recommendations for designing with the E1XC such that the implementation passes that test. Additionally, information is given which proves the E1XC's conformance or compatibility with each requirement.

The following subsections are numbered according to their numeration in ETS 300 011.

#### **6.C.2 Electrical Characteristics**

These tests are designed to check that the interface conforms to the electrical requirements of I.431.

#### 6.C.2.1 Bit-Rate When Unsynchronized

This test applies to both the la and lb interfaces. It measures the bit-rate of the IUT output signal when in State F3 or G4.

The stimulus consists of interrupting the signal at the T reference point and measuring to see that the output signal from the IUT is  $2048kbps \pm 50ppm$  (or 32ppm depending on the intended application).

To meet this specification, an IUT for the la interface should switch to an independent transmit clock reference when it enters State F3. Provided the hardware connections of Figure 2 and the state matrix of Table 2 are implemented, the IUT will pass this test.

Of course, the independent timing source applied to the TCLKI input of the E1XC must have the specified frequency tolerance or better.

#### 6.C.2.2 Received and Transmitted Line Code

These tests check that the IUT can decode and encode the HDB3 line code.

#### 6.C.2.2.1 RECEIVED LINE CODE

This test is covered by test C.4.5.

#### 6.C.2.2.2 TRANSMITTED LINE CODE

This test is covered by test C.3.1.1.



#### 6.C.2.3 Specifications At The Output Ports

These tests check that the characteristics of the output pulses meet the G.703 specifications.

#### 6.C.2.3.1 PULSE SHAPE AND AMPLITUDE OF A PULSE

This test applies for both Ia and Ib interfaces. It checks the conformance of the shape of all mark pulses, irrespective of polarity, transmitted by the IUT.

The IUT can be in any state except the power on states (F6 and G6).

The test configuration is to resistively terminate the IUT transmit pair with a  $120\Omega\pm0.25\%$  resistor, and observe the mark pulses on an oscilloscope probing differentially across that resistor. The results are compared against the pulse templates contained in ITU-T G.703.

PMC-Sierra has characterized the transmit pulses from the E1XC. Typical G.703 compliant pulses are shown in Figure 3 and Figure 4.

Figure 3 Typical Results of 120Ω Positive Pulse Test







Figure 4 Typical Results of 120Ω Negative Pulse Test



These results assume that the transmit line interface circuitry follows the recommendations given in the latest issue of the E1XC data book (refer to page 48 of Issue 7). Additionally, the XPLS (Transmit Pulse Shaper) functional block of the E1XC must be properly configured; Register 14H should be programmed such that the RPT and SM bits are both logic zero (which is the default setting).

It is important to design any additional circuitry added to the line interface (e.g. for line protection, or IUT powering) so that it does not affect the transmit pulse template. In particular, differential capacitance and series inductance should be avoided.

#### 6.C.2.3.2 PEAK VOLTAGE OF A SPACE

This test applies for both Ia and Ib interfaces. It checks that the amplitude of transmitted spaces (logic zeros) from the output port do not exceed 0.30V.

On the E1XC, the transmitted spaces are guaranteed by design to be less than 0.30V, provided the transmit line interface circuitry follows the recommendations given in the latest issue of the E1XC data book (refer to page 48 of Issue 7). Additionally, the XPLS (Transmit Pulse Shaper) functional block of the E1XC must be properly configured; Register 14H should be programmed such that the RPT and SM bits are both logic zero (which is the default setting).



If circuitry is added to the line interface, care should be taken to ensure than noise is not coupled differentially onto the output port to ensure compliance with this requirement.

#### 6.C.2.3.3 RATIO OF THE AMPLITUDES OF POSITIVE AND NEGATIVE PULSES


This test applies for both Ia and Ib interfaces. It checks the balance between the amplitude of positive and negative pulses transmitted by the IUT.

The IUT can be in any state except the power on states (F6 and G6).

The test configuration is to resistively terminate the IUT transmit pair with a  $120\Omega$  (±0.25%) resistor, and observe the mark pulses on an oscilloscope probing differentially across that resistor.

PMC-Sierra has characterized the symmetry of transmit pulse amplitude from the E1XC. Typical G.703 compliant symmetry is shown in Figure 5.

#### Figure 5 Typical Results of Pulse Symmetry Test



These results assume that the transmit line interface circuitry follows the recommendations given in the latest issue of the E1XC data book (refer to page 48 of Issue 7). Additionally, the XPLS (Transmit Pulse Shaper) functional block of the E1XC must be properly configured; Register 14H should be programmed such that the RPT and SM bits are both logic zero (which is the default setting).



### 6.C.2.3.4 RATIO OF THE WIDTHS OF POSITIVE AND NEGATIVE PULSES

This test applies for both Ia and Ib interfaces. It checks the balance between the width of positive and negative pulses transmitted by the IUT.

The IUT can be in any state except the power on states (F6 and G6).

The test configuration is to resistively terminate the IUT transmit pair with a  $120\Omega$  (±0.25%) resistor, and observe the mark pulses on an oscilloscope probing differentially across that resistor.

PMC-Sierra has characterized the symmetry of transmit pulse width from the E1XC. Typical G.703 compliant width symmetry is shown in Figure 5.

## 6.C.2.4 Specifications At The Input Ports

These tests check that the input port meets G.703 requirements.

### 6.C.2.4.1 RETURN LOSS

This test applies to both the la and lb interfaces. It checks the return loss of the input port.

Return loss is a measure of how well matched the input impedance of the receive line interface is with the characteristic impedance of the transmission cable. The larger the return loss, the better the impedance match.

Return loss is defined as:

$$return\_loss = -20\log(|\Gamma|)$$

$$= -20\log\left(\left|\frac{Z_t - Z_o}{Z_t + Z_o}\right|\right)$$
(2)

where  $\Gamma$  is the reflection coefficient of the interface, Zt is the terminating impedance, and Zo is the characteristic impedance of the line.

The recommended receive line interface circuitry described in the E1XC data book (refer to page 31 of Issue 7) is designed to properly terminate the line for maximum return loss. The effective impedance seen by the primary (line-side) of the receive transformer is:

$$Z' = \frac{Z''}{n^2} \tag{3}$$




where Z' is the impedance seen at the primary, Z" is the impedance across the secondary, and n is the turns ratio (secondary to primary).

For the recommended receive line interface circuitry for  $120\Omega$ , Z'' is  $480\Omega$  and the turns ratio, n, is 2:1. Therefore, Z' is  $120\Omega$  which matches the line, maximizing return loss. Of course, reactive terms in the termination impedance limit the impedance matching over the full frequency range.

PMC-Sierra in-house testing shows that the return loss requirement can be easily met by designs using the E1XC. Typical test results are shown in Figure 6. It was taken by Hewlett-Packard IPATS equipment which is used by many test houses for ETSI compliance testing.

Figure 6 Typical Return Loss of E1XC Receive Line Interface



### 6.C.2.4.2 IMMUNITY AGAINST REFLECTIONS

This test applies to both the la and lb interfaces. It checks the input port's immunity against an interfering signal combined with a cable attenuation of maximum 6dB (of cable loss).

The test configuration consists of taking normal operating frames and mixing them with an interfering signal which is an asynchronous 2048kbps PRBS 215-1 G.703 signal has been attenuated (resistively) by 18dB. The IUT is supposed to be able to operate with no received CRC errors for a one minute period.




There are two parts to the test:

- 1. in which a nominal amplitude (3.00V) signal, mixed with the interfering signal, is sent with no additional cable losses, and
- 2. in which the lowest amplitude (2.70V) signal, mixed with the interfering signal, is sent with an additional 6dB of cable losses.

This test is based on IUT-T G.703 Section 6.3.4. However, the ETS 300 011 version is slightly harder to meet because, while G.703 says the signal-to-interference ratio should be 18dB, the ETS 300 011 C.2.4.2.b uses the lowest allowable signal amplitude (2.70V) for an effective signal-to-interference ratio of 17dB.

A typical test signal for C.2.4.2.b is shown in Figure 7. This plot was taken from an Hewlett-Packard IPATS system which is used by many test houses to test for ETS 300 011 compliance.

Figure 7 Typical C.2.4.2.b Test Signal



In Figure 7, the horizontal scale is 500ns/div. and the vertical scale is 500mV/div.

As recommended in G.703, the PM6341 E1XC uses an adaptive rather than a fixed slicing threshold for detecting received pulses. An peak detector circuit is used in the E1XC to retain the peak amplitude of the differential voltage received across the RAS and REF input pins.

The THS bit in Register 5DH of the E1XC sets the slicing threshold, which should be 50% (THS=1) for receiving G.703 2048kbps signals. Any differential voltage across RAS and REF which exceeds 50% of the stored peak value will cause the Receive Slicer (RSLC) circuitry in the E1XC to detect a mark received.

The worst case pulse detection scenario occurs when the peak detector voltage is at a minimum, and the interference during a received space (logic zero) is a maximum. Since



the peak detector decays very slowly (its time constant is approximately 14ms), the peak detector will usually be holding the peak amplitude of the desired signal, plus the peak amplitude of the interference signal.

Assuming that the recommended receive line interface circuitry is used, the maximum tolerable interference amplitude occurs when the interference plus board noise equals the slicing level. The maximum tolerable interference can be calculated:

$$A_{i} + \frac{2A_{n}}{(n)(a)} = 0.5(2.7 + A_{i})$$

$$A_{i} = 2.7 - 8.0 A_{n}$$
(4)

where

Ai is the amplitude of the interference signal measured across TIP and RING;

An is the peak amplitude of the board noise measured on the receive analog power of the E1XC (measured from RAVD to RAVS);

n is the turns ratio of the receive transformer (which is 2:1);

a is the attenuation of the resistive network between the receive transformer and the RAS/REF inputs of the E1XC (for the  $120\Omega$  case this works out to 0.25).

Equation (4) shows that the maximum tolerable interference signal is a function of the noise on the receive analog power.

In the C.2.4.2 test, the interference signal has an amplitude of only 0.38V (3.0V attenuated by 18dB). Therefore an E1XC design will pass this test, provided that the board noise on the receive analog power pins is less than:

$$A_n = \frac{2.7 - A_i}{8} = \frac{2.7 - 0.38}{8} = 290 \text{mV}$$

### 6.C.2.5 Frame Structure

These tests check that the frame structure of the 2048kbps signal transmitted from the IUT conforms with the requirements in ITU-T G.704.

### 6.C.2.5.1 NUMBER OF BITS PER TIMESLOT

This test cannot be verified with Layer 1 tests.



### 6.C.2.5.2 NUMBER OF TIMESLOTS PER FRAME

This test cannot be verified with Layer 1 tests.

### 6.C.2.5.3 ASSIGNMENT OF BITS IN TIMESLOT 0

These tests check that the IUT generates the TS0 as specified in ITU-T G.704.

### 6.C.2.5.4 GENERATION OF FRAME ALIGNMENT WORD

This test is applicable to both Ia and Ib interfaces. It checks that the FAS and MFAS are correctly generated, and the CRC-4 correctly calculated in the Timeslot 0 of the frames transmitted by the IUT.

In the PM6341 E1XC, this feature is guaranteed by design. Additionally, FAS and MFAS generation was verified by PMC-Sierra's Product Verification group during feature testing, accomplished by connecting the E1XC output to the receiver of a standard E1 test unit, while monitoring the framing errors received by the test unit.

For the initial FTP, a TTC (Telecommunications Techniques) FireBERd 6000 with the G.704 Interface was used. The TTC reported no FAS, MFAS or CRC errors during measurement intervals of no less than one minute. Since the initial FTP, the PMC-Sierra Applications Support Group has tested the FAS, MFAS and CRC generation with the Wandel&Goltermann PA-20 E1/CEPT test unit, as well as the Adtech AX4000 with G.703 (E1) interface.

### 6.C.2.5.3.2 SA BITS

Since no specific use is defined for the Sa bits, no test is prescribed.

### **6.C.2.6 Timeslot Assignment**

This requirement cannot be verified via Layer 1 procedures.

### **6.C.2.7 Timing Considerations**

These tests check the IUT's ability to synchronize its timing and to minimize output jitter.

### 6.C.2.7.1 AIS RECOGNITION

This test applies to the la interface. It checks to see that the IUT can detect a received AIS. The expected response is that the IUT transmits a continuous RAI.

In the PM6341 E1XC, the conformance of the AIS detection is guaranteed by design.



PM6341 E1XC

PMC-951128 ISSUE 3 E1 FRAMER/TRANSCEIVER

The E1XC's AIS detection was verified by PMC-Sierra's Product Verification group during feature testing. The Wandel&Goltermann PA-20 E1/CEPT test unit was used to transmit an AIS, with and without bit errors, to stress the E1XC's AIS detection algorithm.

In the E1XC, AIS detection is indicated by the AISD bit in Register 27H. Another bit, the AIS bit in Register 27H, indicates an integrated version of the AISD status. The integration algorithm provides a 99.1% probability of declaring AIS within 104ms in the presence of an 1:10-3 mean BER. Of course there is a 100% probability of declaring AIS within 104ms when no bit errors are present. The 104ms integration interval is compatible with the ITU-T Q.251 recommendation.

The C.2.7.1 test monitors to see that a continuous RAI is sent in response to the AIS stimulus. Therefore, the IUT must set the E1XC's REMAIS bit in Register 45H when AIS is detected (either by polling the AIS bit or by enabling the AISI interrupt).

An IUT properly implementing the states matrix in Table 2 will pass this test.

### 6.C.2.7.2 SYNCHRONIZATION

This test applies to the la interface. It checks the IUT's ability to synchronize its transmit timing to the timing of the signal received at the input port.

This test tests two things: first, that the line timing can be properly recovered; second, that the recovered timing is looped back to the transmit (loop-timed mode).

In the E1XC, the line timing is recovered by the CDRC functional block. The transmit timing is locked to the recovered timing by setting the PLLREF[1:0] bits in Register 07H to 10B (refer to the Timing Connections section). In that configuration, the recovered timing is further passed through the DJAT functional block of the E1XC.

The ability to lock the transmit timing to the receive timing is guaranteed by design in the E1XC, provided the recommendations in the Timing Connections section are followed.

The E1XC's ability to synchronize its transmit timing to its recovered timing was verified by PMC-Sierra's Product Verification group during feature testing. The Wandel&Goltermann PA-20 E1/CEPT test unit was used with the frequency sourced from a Marconi 2022D Signal Generator. The linear tracking range was verified at greater than ±624ppm.

### 6.C.2.8 Jitter

These tests check that the IUT handles phase jitter as specified in I.431.



### 6.C.2.8.1 MINIMUM TOLERANCE TO JITTER AND WANDER


This test applies to both the la and lb interfaces. It checks the IUT's tolerance to sinusoidal phase jitter on the incoming 2048kbps signal. The jitter tolerance of the IUT's input port must exceed the mask given in Figure 10 of I.431 (which is based on G.823).

The NOF test signal from the simulator is modulated with sinusoidal phase jitter while the nominal frequency is further ranged to its specified limit for the reference point (±5ppm or ±32ppm).

In the PM6341 E1XC, the jitter tolerance is guaranteed by design to meet the I.431 requirement.

The E1XC's jitter tolerance was verified by PMC-Sierra's Product Verification group during feature testing. The Hewlett-Packard HP3785 jitter test unit was used to provide the jitter stimulus. Figure 8 shows the typical jitter tolerance of the E1XC's CDRC functional block.

Figure 8 Typical Jitter Tolerance of E1XC



### 6.C.2.8.2 OUTPUT JITTER

These tests check that the characteristics of the jitter from the IUT's output port complies with I.431 requirements.



## 6.C.2.8.2.1 Output Jitter With Jitter At The Input Port Supplying Timing

This test applies only to the la interface. This test measures the jitter generated from the IUT in the presence of input jitter when the IUT is recovering timing from the input port.

The jitter generated from the IUT includes two terms: the intrinsic (residual) output jitter and the transferred jitter. This combined jitter output must meet the C.2.8.2.1 requirement for two different jitter band-pass measurements.


In the E1XC, the residual jitter term is due to the discrete phase corrections of the DJAT PLL. As explained for C.2.8.2.2, these corrections are in 0.042UI steps and the measured residual jitter is typically 0.047UI.

The transferred jitter in the E1XC is due to the CDRC and DJAT DPLLs tracking the incoming timing signal. Since the incoming timing signal in this test is jittered, some of that jitter will be tracked by the DPLLs.

The DJAT DPLL is specifically designed to attenuate jitter. It has two programmable divisors N1 and N2 contained in Registers 19H and 1AH. These divisors divide down the reference clock and the output clock to the same frequency for comparison in the phase detector. The use of these registers is explained in the Changing the Jitter Transfer Function section of the E1XC data book (page 190 in Issue 7). The corner frequency of the jitter transfer low-pass when the default divisor values are used is 8.8Hz.

The E1XC's jitter transfer function (with the default divisor settings) was measured by PMC-Sierra's Product Verification group during feature testing. The Hewlett-Packard HP3785 jitter test unit was used to provide the jitter stimulus while the E1XC was placed in Line Loopback. Figure 9 shows the jitter transfer of the DJAT DPLL in its default configuration.

# Figure 9 E1XC Jitter Transfer





Knowing the residual jitter, the input jitter, and the jitter transfer function, the total output jitter is given by:

$$A_{out} = A_{res} + A_{in} \left| T(f_J) \right|$$

$$= 0.047 + A_{in} \left| \frac{1}{\frac{if_J}{8.8} + 1} \right|$$

$$= 0.047 + \frac{A_{in}}{\sqrt{\left(\frac{f_J}{8.8}\right)^2 + 1}}$$
(5)

where

Ain is the jitter amplitude of the input timing applied as the test stimulus;

Aout is the jitter amplitude of the E1XC output timing;

Ares is the jitter amplitude of the E1XC's residual output jitter;

T(f) is the E1XC's jitter transfer function as a function of jitter frequency;

fJ is the frequency of the input jitter;

I is the complex constant equal to the square root of -1.

In this test, the output jitter is further passed through a band-pass filter before being measured. Two different filters are used: 20Hz to 100kHz, and 400Hz to 100kHz. It is important to note that these filters have a 20dB/decade roll-off on both ends.

The measured jitter can be calculated by passing the results of Equation (5) through a band-pass transfer function. Note that the frequency content of the residual jitter may vary. Therefore, in the following calculation, it will be assumed that the entire magnitude of the residual jitter will be measured — this is the worst case since in practice some, or all, of this term will be filtered out by the measurement filters.



$$A_{meas} = A_{out} T_{f}(f_{J})$$

$$= A_{out} \frac{1}{\left(\sqrt{\left(\frac{f_{LOW}}{f_{J}}\right)^{2} + 1}\right)\left(\sqrt{\left(\frac{f_{J}}{f_{HI}}\right)^{2} + 1}\right)}$$

$$A_{meas} \approx 0.047 + \frac{A_{in}}{\left(\sqrt{\left(\frac{f_{J}}{8.8}\right)^{2} + 1}\right)\left(\sqrt{\left(\frac{f_{LOW}}{f_{J}}\right)^{2} + 1}\right)\left(\sqrt{\left(\frac{f_{J}}{f_{HI}}\right)^{2} + 1}\right)}$$
(6)

where

Ameas is the measured jitter amplitude;

Tf(f) is the transfer function of the band-pass filter;

fLOW is the lower corner frequency of the band-pass filter transfer function;

fHI is the higher corner frequency of the band-pass filter transfer function:

Table 5 shows the results of Equation (6) for the input jitter stimuli used in this test. Additionally, the results of actual measurements taken by the Hewlett-Packard IPATS equipment on an E1XC design are given for comparison:

**Table 5 Output Jitter with Jittered Input Timing** 

Input Jitter Stimulus		Output Jitter Amplitude (UI)			
		20Hz to 100kHz		400Hz to 100kHz	
Freque ncy (Hz)	Amplitude (UI)	Calculated	Measured	Calculated	Measured
1	1.88	0.140	0.14	0.052	*
2	1.65	0.207	0.21	0.058	*
3	1.50	0.257	0.26	0.058	*
6	1.29	0.354	0.34	0.063	*
10	1.16	0.390	0.36	0.066	*
20	1.00	0.333	0.325	0.067	0.058
30	1.00	0.282	0.275	0.068	0.058
100	1.00	0.133	0.131	0.068	0.058



PMC-951128 ISSUE 3 E1 FF	RAMER/TRANSCEIVER
--------------------------	-------------------

Input Jitter Stimulus		Output Jitter Amplitude (UI)			
		20Hz to 100kHz		400Hz to 100kHz	
Freque ncy (Hz)	Amplitude (UI)	Calculated	Measured	Calculated	Measured
300	1.00	0.076	0.073	0.065	0.056
1000	1.00	0.056	0.056	0.055	0.048
2000	1.00	0.052	0.051	0.051	0.047
2400	1.00	0.051	0.048	0.051	0.046
3600	1.00	0.049	0.048	0.049	0.045
6000	0.60	0.048	0.044	0.048	0.045
10000	0.36	0.047	0.043	0.047	0.045
18000	0.20	0.047	0.043	0.047	0.045
36000	0.20	0.047	0.047	0.047	0.044
60000	0.20	0.047	0.043	0.047	0.045
100000	0.20	0.047	0.048	0.047	0.044

<sup>\*</sup> These measurements were not taken because it was discovered that the error tolerance of the jitter meter in the IPATS was too large to make accurate measurements in this range. However, Hewlett-Packard has supposedly corrected this problem.

The I.431 requirement is that with a measurement filter of 20Hz to 100kHz the output jitter must be less than or equal to 1.1 UI peak to peak. For a measurement filter of 400Hz to 100kHz, the output jitter must be less than or equal to 0.11UI peak to peak. As can be seen from Table 5, designs based on the E1XC will meet these requirements.

### 6.C.2.8.2.2 Output Jitter At Network Side

This test applies only to the lb interface. This test measures the jitter generated from the IUT, when referenced to a jitter-less timing source.

In the E1XC, the transmit timing is generated by the DJAT DPLL functional block. This DPLL makes phase corrections in discrete steps. In a DPLL, the resolution of the phase corrections is determined by the high-speed clock used. In the E1XC, the high-speed clock is the 49.152MHz clock applied to the XCLK input. Therefore, the phase corrections will be based on period of the XCLK signal — this corresponds to 0.042UI.

The test requires that the intrinsic jitter of the IUT be measured for two bandwidths. In the wider bandwidth, the intrinsic jitter has only to be less than 1.0UI. This is easily met



by the E1XC. For the narrower measurement bandwidth (18kHz to 100kHz), the intrinsic jitter must be less than 0.2UI.

In-house testing of the intrinsic jitter of the DJAT DPLL shows that the intrinsic jitter is less than 0.047UI, measured in the frequency band between 18kHz to 100kHz, for the range of possible frequency offsets.

Therefore, the E1XC should easily meet this requirement.

## 6.C.2.9 Tolerable Longitudinal Voltage

This test applies to both the Ia and Ib interface. It tests the minimum tolerance to longitudinal (common mode) voltages at the input ports.

The characteristics of the E1XC do not directly affect compliance to this test. Rather, the line interface circuitry, especially the receive transformer, must have the required characteristics. Contact the transformer manufacturer for information on how to meet this requirement.

## 6.C.2.10 Output Signal Balance

This test is covered by specifications covering EMC requirements, and is not specified in ETS 300 011.

### 6.C.2.11 Impedance Towards Ground

These tests check that the impedance measured toward ground of the input and output ports of the IUT conform with ITU-T I.431.

### 6.C.2.11.1 IMPEDANCE TOWARDS GROUND OF THE RECEIVER

This test applies to both the la and lb interface. It tests the impedance to ground of the IUT's input port.

The characteristics of the E1XC do not directly affect compliance to this test. Rather, the line interface circuitry, especially, the receive transformer, must have the required characteristics. Contact your transformer manufacturer for more information on how to meet this requirement.

## 6.C.2.11.2 IMPEDANCE TOWARDS GROUND OF THE TRANSMITTER

This test applies to both the la and lb interface. It tests the impedance to ground of the IUT's output port.



The characteristics of the E1XC do not directly affect compliance to this test. Rather, the line interface circuitry, especially, the transmit transformer, must have the required characteristics. Contact your transformer manufacturer for more information on how to meet this requirement.

### **6.C.3 Functional Characteristics Tests**

These tests check that the IUT meets the I.431 specifications for functional characteristics of the interface.

## 6.C.3.1 Test Of Signals Sent By IUT

These tests check that the signals sent by the IUT conform with I.431.

### 6.C.3.1.1 HDB3 CODING AND NORMAL OPERATIONAL FRAME

This test applies to both the la and lb interface. It checks the coding, decoding and binary organization of the NOF.

NOFs are sent from the simulator. A Payload Loopback is activated in the IUT, and the returned NOFs are monitored for correct HDB3 coding (as defined in G.703), RAI, FEBE, and CRC-4 block errors.

In the PM6341 E1XC, HDB3 encoding and decoding is guaranteed by design.

The E1XC's HDB3 encoding/decoding algorithm was verified by PMC-Sierra's Product Verification group during feature testing. A TTC (Telecommunications Techniques) FireBERd 6000 with the G.704 Interface was used. With the E1XC in Payload Loopback, the FireBERd reported no line code violations during measurement intervals of no less than one minute. The returned NOFs were monitored by the FireBERd which reported no errors.

### 6.C.3.1.2 REMOTE ALARM INDICATION

This test is combined with C.3.2. An IUT which properly implements I.431 states matrix based on Tables 2 and 3 will pass this test.

### 6.C.3.1.3 ALARM INDICATION SIGNAL

This test is combined with C.3.2. An IUT which properly implements I.431 states matrix based on Tables 2 and 3 will pass this test.

### 6.C.3.1.4 CRC ERROR INFORMATION

This test is combined with C.4.5.



## 6.C.3.1.5 RAI AND CONTINUOUS CRC ERROR INDICATION

This test is combined with C.3.2. An IUT which properly implements I.431 states matrix based on Tables 2 and 3 will pass this test.

### 6.C.3.2 States-Matrix At The IUT

These tests check that the IUT properly implements the I.431 states matrix appropriate to the interface.

## 6.C.3.2.1 STATES-MATRIX AT THE IUT NETWORK SIDE

This test applies to the Ib interface. It tests that the IUT properly transitions between the stable states, G0 to G5, defined in I.431.

For state transitions which pertain directly to the functionality of the E1XC, all the necessary status and control registers are provided for implementing the I.431 states matrix. Table 3 explains how the E1XC registers should be used to implement the states matrix for the network side. Provided those recommendations are followed, the IUT should have no difficulty passing this test.

### 6.C.3.2.2 STATES-MATRIX AT THE IUT USER SIDE

This test applies to the Ia interface. It tests that the IUT properly transitions between the stable states, F0 to F5, defined in I.431.

The E1XC provides all the status and control registers necessary for implementing the I.431 states matrix. Table 2 explains how the E1XC registers should be used to implement the states matrix for the user side. Provided those recommendations are followed, the IUT should have no difficulty passing this test.

### **6.C.4 Interface Procedures Tests**

These tests check that the IUT properly implements the interface procedures defined in I.431 and G.706.

### 6.C.4.1 Codes For Idle Channels And Idle Slots

This test applies to both the la and lb interfaces. It checks the pattern in timeslots which are not assigned to a channel.

The test monitors each timeslot to ensure that at least three binary ONEs are present in each timeslot.



The E1XC provides a serial controller in the transmit path called the TPSC. This functional block contains registers (accessed indirectly via Registers 30H to 33H) which provide per-channel control of the timeslot data. Each timeslot can either be passed transparently from the backplane, or overwritten with an "Idle" code (the Idle codes for each timeslot are independent from each other).

The TPSC should be initialized so that each channel's Idle code meets the requirement of at least three binary ONEs. Whether the E1XC overwrites the timeslot with the Idle code is controlled by the SUBS and DS[1:0] bits in each channel's Data Control byte within the TPSC.

The use of the TPSC functional block is described in the E1XC data book, in the section entitled "Using the Per-Channel Serial Controllers" (pp. 182-3 in Issue 7).

## 6.C.4.2 Interframe (Layer 2) Time Fill

This test applies to both the la and lb interfaces. It checks that the HDLC Idle signal on the D-Channel consists of continuous Flags (01111110).

In the PM6341 E1XC, HDLC Idle generation is guaranteed by design when using the internal HDLC serial controller. When using an external HDLC serial controller, it is the responsibility of that device to comply with this test.

The ability of the E1XC's internal HDLC controller to transmit Idle code was verified by PMC-Sierra's Product Verification group during feature testing. A logic analyzer was used to monitor the output of the HDLC controller to check that it properly transmitted the HDLC Idle signal.

To process the D-Channel, the E1XC must be properly configured. There are two options for processing the D-Channel in the E1XC: using the internal HDLC controllers (RFDL and XFDL), or extracting/inserting the D-Channel to/from external serial pins (RDLSIG, RDLCLK, TDLSIG, and TDLCLK).

Note: When using the internal HDLC controllers, the packet payloads can be processed either via the microprocessor, or by an external DMA (Direct Memory Access) controller connected to the datalink interrupt pins (RDLINT, RDLEOM, TDLINT, and TDLUDR).

The E1XC can either process the D-Channel (TS16) or any combination of the National Use Bits in TS0 as an HDLC datalink. To select the D-Channel, the SIGEN bit and DLEN bit in Register 44H must be set to logic zero and one, respectively. Additionally, the RXSAEN[8:4] bits in Register 09H must all be cleared to logic zero.

To select whether the datalink is processed internally or externally to the E1XC, the RXDMASIG and TXDMASIG bits in Register 02H must be set accordingly.



## 6.C.4.3 Frame Alignment (Without the Test Of CRC Procedure)

This test applies to both the Ia and Ib interface. It checks that the IUT correctly executes the FAS alignment procedures.

This test consists of a lengthy sequence of framing stimuli which stress the framing algorithm of the IUT. The signal from the IUT is monitored for presence or absence of RAI as appropriate.

The E1XC can be configured to automatically find and lose frame in accordance with G.706. To do this, the FASC bit in Register 21H should be a logic zero, and the BIT2C bit in the same register should be set to logic one. This setting allows OOF to be declared if either three consecutive FASs are received in error, or if bit 2 in the TS0 of three consecutive NFAS frames are received in error.

The E1XC does not automatically transmit RAI in response to OOF. Therefore, the control of RAI transmission must be controlled by the microprocessor, which would set or clear the REMAIS bit in Register 45H as required.

The software implementation recommended in Appendix A will meet this test.

## **6.C.4.4 CRC Multiframe Alignment**

This test applies to both the la and lb interface. It checks that the IUT correctly executes the G.706 MFAS alignment procedures.

Note: The original version of the test stimulus for this test was poorly conceived. Therefore, ESTI issued Amendment 1 to EST 300 011 containing a revised stimulus. Equipment designed using the E1XC should be tested to the stimulus contained in Amendment 1.

The software controlling the E1XC must be carefully crafted to meet this specification, which calls for a timer with 100 millisecond resolution. Appendix A of this document details an example interrupt handling routine which responds to the E1XC's framer interrupts such that the IUT complies with this test.

### 6.C.4.5 CRC Processing

This test applies to both the Ia and Ib interface. It checks that the IUT correctly executes the CRC calculation, and generation of the FEBE indications (in the E-Bits of the CMF structure) in response to CRC errors.

In the E1XC, the FEBEs are automatically sent in response to detected CRC errors. The proper operation of this feature is guaranteed by design.



The ability of the E1XC to transmit FEBE indications was verified by PMC-Sierra's Product Verification group during feature testing. The return of FEBEs was monitored in response to both deterministic and probabilistic CRC errors.

### 6.C.5 Power Feeding

These tests check that the power supply of the IUT meets the I.431 requirements.

## 6.C.5.1 Provision Of Power And Feeding Voltage

This test applies only to the la interface. It tests the provision of power by the IUT.

The characteristics of the E1XC do not directly affect compliance with this test. Contact the manufacturer of the power supply components for information on meeting this requirement.

## 6.C.5.2 Protection Against Short Circuit

This test applies only to the la interface. It tests the ability of the power source to withstand a short circuit condition.

The characteristics of the E1XC do not directly affect compliance with this test. Contact the manufacturer of the power supply components for information on meeting this requirement.

### 6.C.5.3 Protection Against Overload

This test applies only to the la interface. It tests the ability of the power source to withstand an overload condition.

The characteristics of the E1XC do not directly affect compliance with this test. Contact the manufacturer of the power supply components for information on meeting this requirement.

### 6.C.5.4 Power Consumption And Interchange Of Wires

This test applies only to the lb interface. It tests the consumption of power by the IUT and that checks that no damage occurs due to the interchange of power feeding wires.

The characteristics of the E1XC do not directly affect compliance with this test. Contact the manufacturer of the power supply components for information on meeting this requirement.



### APPENDIX A RECOMMENDED FRAMING SOFTWARE

This section details the PMC-Sierra's suggestions for implementing an interrupt-handling routine to handle the transient states related to FAS and MFAS alignment procedures.

The suggested interrupt-handling routine is given in Section A.2. This routine or one similar must be implemented to pass the ETS 300 011 tests.

The routine (called E1XC\_SR) is written in ANSI C. E1XC\_SR is complete with header file E1XC.H. This header file is designed to be generic for any future interrupt subroutines for the E1XC. The routine was originally written in 6811 assembler code. The ANSI C version was derived from this code. The 6811 assembler version follows the C version.

## **A.1** Implementation Assumptions

The E1XC\_SR routine given in the next subsection assumes the following:

- the E1XC has been initialized as recommended in the Initialization section.
- there is a resettable timer with millisecond resolution available. The value of time elapsed since the last timer reset is passed through the global variable timer\_count. This timer is independent of timers T1 and T2 used for the I.431 states matrix.
- there is global Boolean variable called cmf. This variable indicates whether the MFAS alignment circuit has found MFAS at least once since the last time the FAS alignment circuit was out-of-frame alignment due to FAS errors (cmf = TRUE). Otherwise the default value is FALSE.
- the status register 24H should only be read once upon entering the E1XC\_SR routine. This is because this register contains bits which are cleared upon read. In order to process the status information contained in this register, the value it contains should be stored in a local variable.
- the status register 21H should only be read where indicated in the routine. This register contains bits which are cleared upon read. Therefore, the value it contains should be stored in a local variable for processing.
- the E1XC\_SR calls upon three other subsections which are not explicitly detailed here because their implementation consists of single register writes to the E1XC:



NOF is a constant that clears the RAI indication in the A-bit in Timeslot 0 of the E1 basic frame. This is accomplished by clearing the REMAIS bit in Register 45H to logic zero.

RAI is a constant that sets the RAI indication in the A bit in Timeslot 0 of the E1 basic frame. This is accomplished by setting the REMAIS bit in Register 45H to logic one.

The timer reset subsection clears the timer variable timer\_count used to measure the 400ms interval compatible with G.706.

three separate functions are called in E1XC\_SR:

COMPARE() is a function that is passed the value of a specific register and a mask value. COMPARE() then returns TRUE if the specific mask bit in the register is set or FALSE if the bit is cleared.

CKECK() is a function which is passed the value of the event or state variables and also the event or state number which is being checked for. The function returns TRUE if the event or state is valid, FALSE if it is not.

WHAT\_STATE() is the function in which the determined event and the initial state variables are passed. These variables are then checked and the proper parameters are set. The resultant state is then returned to the main subroutine and updated.

This appendix is only concerned with the software for handling the transient framing states. For an implementation compliant to ETS 300 011, additional software as recommended in the section entitled "Implementing the I.431 States Matrix" must also be active.



## A.2 Example Interrupt-Handling Routine

## A.2.1 C Code Version

```
***********************
          Copyright (c) 1997 PMC Sierra, Inc.
                          All rights reserved
                         Version: 1.0 Date: 25 March 1997
  Name: E1XC.h
  Product: E1XC Subsystem: framer
 * Author:
               Korby Mraze
 * Description: Header file for frame/multiframe interrupt service routine used
                to examine states and events to decide which state to exit in.
                Based on parameters as defined in the Application Note for the
                PM6344 E1XC/PM6344 E1XC, Document Number PM*****.
#define TRUE
                                                Constant logic 1 */
#define FALSE
                        Ω
                                               Constant logic 0 */
#define EVENT1
                                            /* Event 1 */
                       0 \times 01
                                            /* Event 2 */
#define EVENT2
                       0x02
#define EVENT3
                       0x03
                                            /* Event 3 */
                                            /* Event 4 */
#define EVENT4
                       0x04
#define EVENT5
                       0 \times 05
                                            /* Event 5 */
                                            /* Event 6 */
#define EVENT6
                       0x06
#define EVENT7
                       0x07
                                            /* Event 7 */
#define EVENT8
                                            /* Event 8 */
                       0x08
#define RAI
                       0x08
                                            /* Set RAI */
                                            /* No RAI */
#define NOF
                       0x00
                                            /* Maximum timer limit */
#define TIMER_LIMIT
                       0x25
                                            /* Clears all bits */
#define CLEAR
                       0x00
#define OOFI
                       0x40
                                            /* Mask for bit 6 of register 024H */
                                            /* Mask for bit 6 of register 026H*/
#define OOF
                       0x40
                                            /* Mask for bit 4 of register 024H*/
/* Mask for bit 4 of register 026H*/
#define OOCMFI
                       0x10
#define OOCMF
                       0 \times 10
                                            /* Mask for bit 1 of register 021H*/
#define CMFAC
                       0x02
#define FRMR_SA
                       0x20
                                            /* Mask for bit 5 of register 008H*/
                       0x01
                                            /* State 1 */
#define STATE1
                                            /* State 2 */
#define STATE2
                       0x02
#define STATE3
                       0x03
                                            /* State 3 */
#define STATE4
                                            /* State 4 */
                       0 \times 0.4
                                            /* State 5 */
#define STATE5
                       0x05
                                            /* State 6 */
#define STATE6
                       0x06
                                            /* 1 byte for register */
typedef unsigned char
                            REG;
                                           /* 1 byte for register data */
/* 1 byte for management variables */
                           REG_DATA;
typedef unsigned char
typedef unsigned char
                            MAN_VAR;
                                           /* 1 byte for mask variable */
typedef unsigned char
                           MASK;
                                           /* 1 byte for boolean variable */
/* 1 byte for event number */
                            BOOLEAN;
typedef unsigned char
typedef unsigned char
                            EVENT;
typedef struct E1XC {
                                     /* Stucture definition for an E1XC device*/
   REG_DATA RX_OPT;
                                            /* Offset register 000H of the E1XC */
   REG_DATA RX_BP_OPT;
                                            /* register 001H of the E1XC */
```



```
DATA DATALL.

DATA RX_IF_CF;
DATA TX_IF_CF;
DATA TX_BP_OPT;
DATA TX_FRM_OPT;
J_DATA TX_TIM_OPT;
J_DATA TX_TIM_OPT;
J_DATA INT_SOURCE;

G_DATA DATALINK_EN;

G_DATA DATALINK_EN;

G_DATA DATALINK_EN;

G_DATA TEST_RESVO;

G_DATA REST_RESVO;

G_DATA REST_RESVO;

G_DATA REV_CHIP_ID;

G_DATA RESCT;

REG_DATA PHASE_STAT_LSB;

REG_DATA PHASE_STAT_LSB;

REG_DATA PHASE_STAT_MSB;

REG_DATA CDRC_CF;

REG_DATA CDRC_INT_EN;

REG_DATA CDRC_INT_STAT;

REG_DATA CDRC_INT_STAT;

REG_DATA ALT_LOS;

REG_DATA ALT_LOS;

REG_DATA XPLS_LLC;

DATA XPLS_CON_STAT;

STAT;

STAT;

PEG_STAT O1H of the EIXC */
PREG_STAT CODE_IN_ADDR;

REG_STAT CODE_IN_DATA;

REG_STAT CODE_IN_DATA;

REG_STAT;

REG_STAT CODE_IN_DATA;

REG_STAT CODE IN_DATA;

REG_STAT CODE IN CODE IN_CODE IN_
                                                                                                                                                                                                                                    /* register 002H of the E1XC */
/* register 03CH of the E1XC
/* register 03DH of the E1XC
/* register 03EH of the E1XC
     REG DATA RESERVED8;
                                                                                                                                                                                                                                 /* register 03FH of the E1XC */
     REG_DATA RESERVED9;
    REG_DATA SIGX_CF;
REG_DATA SIGX_ACCESS_STAT;
REG_DATA SIGX_IND_ADDR;
REG_DATA SIGX_IND_DATA;
                                                                                                                                                                                                                                /* register 040H of the E1XC
/* register 041H of the E1XC
                                                                                                                                                                                                                                 /* register 042H of the E1XC */
                                                                                                                                                                                                                                  /* register 043H of the E1XC */
/* register 044H of the E1XC */
    REG_DATA SIGX_IND_DATA;
REG_DATA TRAN_CF;
```



PMC-951128 ISSUE 3 E1 FRAMER/TRANSCEIVER

```
REG_DATA TRAN_DIAG;
                                              /* register 045H of the E1XC */
    REG_DATA TRAN_NATIONAL;
                                             /* register 046H of the E1XC */
    REG_DATA TRAN_EXTRA;
                                             /* register 047H of the E1XC */
                                             /* register 048H of the E1XC */
    REG_DATA PMON_STAT;
                                             /* register 049H of the E1XC */
/* register 04AH of the E1XC */
    REG_DATA PMON_FER;
    REG_DATA PMON_FEBE_LSB;
                                             /* register 04BH of the E1XC */
    REG_DATA PMON_FEBE_MSB;
                                             /* register 04CH of the E1XC */
    REG_DATA PMON_CRC_LSB;
                                             /* register 04DH of the E1XC */
/* register 04EH of the E1XC */
    REG_DATA PMON_CRC_MSB;
    REG_DATA PMON_LCV_LSB;
                                             /* register 04FH of the E1XC */
    REG_DATA PMON_LCV_MSB;
    REG DATA RESERVED10;
                                             /* register 050H of the E1XC */
                                             /* register 051H of the E1XC
    REG_DATA RESERVED11;
                                             /* register 052H of the E1XC */
    REG_DATA RESERVED12;
    REG_DATA RESERVED13;
                                             /* register 053H of the E1XC
                                             /* register 054H of the E1XC */
    REG_DATA RESERVED14;
                                             /* register 055H of the E1XC */
    REG DATA RESERVED15;
                                             /* register 056H of the E1XC */
    REG_DATA RESERVED16;
                                             /* register 057H of the E1XC */
/* register 058H of the E1XC */
    REG_DATA RESERVED17;
    REG DATA RESERVED18;
                                             /* register 059H of the E1XC */
    REG_DATA RESERVED19;
    REG DATA RESERVED20;
                                             /* register 05AH of the E1XC */
                                             /* register 05BH of the E1XC */
    REG_DATA RESERVED21;
                                             /* register 05CH of the E1XC */
    REG_DATA RSLC_CF;
    REG_DATA RXLC_INT_EN;
                                             /* register 05DH of the E1XC */
}REGISTER;
typedef struct E1XC_MEM {
    REG_DATA FRAME;
                                             /* local copy of E1XC reg 24H */
                                             /* local copy of E1XC reg 26H */
/* local copy of E1XC reg 21H */
    REG_DATA STATUS;
    REG_DATA CMFACT;
                                             /* Boolean as defined in PMXXXXXX */
    REG DATA CMF;
                                             /* current transient state */
    REG_DATA STATE;
    REG_DATA TIMERX;
                                             /* Boolean -> 1 if timer has expired */
                                             /* T3 as defined in PMXXXXXX */
    REG DATA T3;
                                             /* Current FSTATE */
    REG_DATA FSTATE;
                                             /* User PH */
    REG DATA UPH;
    REG_DATA UMPH;
                                             /* User MPH */
                                             /* local copy of E1XC reg 25H */
    REG_DATA INT_STAT;
                                             /* local copy of E1XC reg 27H */
/* local copy of E1XC reg 12H */
    REG_DATA ALARM_STAT;
    REG_DATA LOS;
    REG DATA IGNORE;
                                             /* Flag to check for forced reframes */
}MEMORY;
BOOLEAN
                                             /* Prototype for function COMPARE */
COMPARE(REG_DATA, MASK);
BOOLEAN
CHECK (REG_DATA, MASK);
                                             /* Prototype for function CHECK */
                                             /* Prototype for function WHAT_STATE */
REG DATA
WHAT_STATE(MAN_VAR , REG_DATA );
```

/\*



```
Copyright (c) 1997 PMC Sierra, Inc.
                      All rights reserved
  Name: E1XC_sr.c Version: 1.0 Date: 25 March 1997
  Product: E1XC Subsystem: framer
 * Author:
             Korby Mraze
 * Description: Frame/multiframe interrupt service routine used to examine
              states and events to decide which state to exit in.
              Based on parameters defined in the Application Note for the
              PM6341 E1XC/PM6344 E1XC, Document Number PM951128.
 ******************
#include "E1XC.h" /* Header file with typedefs and function prototypes */
 ************************
* Global memory initializations from Fourth setup
 *******************
REGISTER *dev[1];
                                /* 4 E1XC device structures */
                                 /* 4 E1XC memory structures */
MEMORY *mem[1];
REG_DATA state, cmfact, tadc, timer_expired, timer_count, cmf, ignore, align;
* Main function call
 *******************
void main(void){
 *****************
* Program variable declarations and initializations
 *******************
REG_DATA interrupt_id; /* Interrupt id, offset reg 03CH */
REG_DATA int_source; /* Interrupt source, offset reg 008H */
REG_DATA frm_main_opt; /* framer maintenance options, offset reg 021H */
REG_DATA frame_status; /* framer framing status, offset reg 026H */
REG_DATA frame int; /* framer framing status interrup indication reg_02
REG_DATA frame_int;
                          /* framer framing status interrup indication, reg 024H */
                           /* E1XC LOS interrupt indication offset register 12H */
REG_DATA los_int;
                     /* variable used to pass the event to the WHAT_STATE func */
MAN VAR event;
dev[0] = ( struct E1XC_QUAD* ) 0xc000;
                                             /* Base address for E1XC */
mem[0] = ( struct E1XC MEM* ) 0x0090;
                                           /* Base address for elxc mem */
 * Start main program
```



```
************************
* Check for LOS interrupt
*******************
/* Check for LOSI */
if(!COMPARE(los_int, 0x40)){
                                     /* LOSI was zero, start code */
* Check for FRMR interrupt
*******************
 int_source = (*dev[dev_num]).INT_SOURCE;
                                        /* Load Interrupt Source register
 if(COMPARE(int_source, FRMR_SA)){
                                         /* If a FRMR interrupt */
                                        /* Get rest of register values */
   frame_int = (*dev[dev_num]).FRMR_FRM_INT;
   frame_status = (*dev[dev_num]).FRMR_FRM_STAT;
   frm_main_opt = (*dev[dev_num]).FRMR_MAINT_OPT;
  align = (*dev[dev_num]).FRMR_ALIGN_OPT;
   state = (*mem[dev_num]).STATE;
   cmfact = (*mem[dev_num]).CMFACT;
   timer_expired = (*mem[dev_num]).TIMERX;
  timer count = (*mem[dev num]).T3;
   cmf = (*mem[dev_num]).CMF;
   ignore = (*mem[dev_num]).IGNORE;
    ********************
* Determine the event according to the status registers, then call WHAT_STATE
* function to determine the next state based on the current state and the event.
  ***********************
   /* Handles events 1, 2, 3, 7 and 8 */
   if (!COMPARE(frame_int, OOFI)){
                                 /*OOFI was 0, check OOCMFI */
    if (!COMPARE(frame_int, OOCMFI)){
                                 /*OOCMFI was 0, goto EVENTO*/
                                 /*Do nothing*/
    event = EVENT3;
         state = WHAT_STATE(event, state);/* Determine state and set up new state */
                                 /* ignore was set, go to EVENT8 */
       else {
         event = EVENT8;
         state = WHAT_STATE(event, state);/* Determine state and set up new state */
      else {
                                 /* OOCMF was 1, goto EVENT7 */
```



```
event = EVENT7;
         state = WHAT_STATE(event, state);/* Determine state and set up new state */
      }
                                            /* OOFI was 1, check OOF */
   else {
     if (!COMPARE(frame_status, OOF)){
                                            /* OOF was 0, goto EVENT2 */
       event = EVENT2;
       state = WHAT_STATE(event, state);
                                            /* Determine state and set up new state */
                                             /* OOF was 1, check CMFACT */
      else {
        if (!COMPARE(frm_main_opt, cmfact)){/* CMFACT was 0, goto EVENT1 */
          event = EVENT1;
          state = WHAT_STATE(event, state); /* Determine state and set up new state */
        else {
                                             /* CMFACT was 1, check if timer has expired
* /
          if(timer_expired){
                                            /* If timer has expired do nothing */
          else {
                                               /* Timer has not expired so increment and
see */
                                                 /* if it is about to expire */
            ++(timer_count);
            if ( timer_count <= TIMER_LIMIT ) { /* it hasn't, do nothing */
            élse {
                                                /* it has, set timerx to 1 */
             timer_expired = TRUE;
         }
       }
      }
   }
    /* Handles events 4, 5, 6, and 7 */
   if (!(event == EVENT1 || event == EVENT2 || event == EVENT3)){
                                              /* OOCMFI was 0, check CMF */
      if (!COMPARE(frame_int, OOCMFI)){
                                               /* CMF was 0, goto EVENT4 */
/* Timer hasn't expired, goto EVENT5 */
        if (!cmf) {
          if (!timer_expired) {
           event = EVENT5;
            state = WHAT_STATE(event, state); /* Determine state and set up new state
          élse {
                                                /* Timer has expired, goto EVENT4 */
            event = EVENT4;
            state = WHAT_STATE(event, state); /* Determine state and set up new state
          }
        élse {
                                               /* CMF was one, goto EVENT6 */
          event = EVENT6;
          state = WHAT_STATE(event, state);    /* Determine state and set up new state
       }
      else {
                                                /* OOCMFI was 1, goto EVENT7 */
       event = EVENT7;
       state = WHAT_STATE(event, state);
                                              /* Determine state and set up new state
    } else {
       ;
    (*dev[dev_num]).TRAN_DIAG = tadc;
                                             /* Update the TADC register */
    (*dev[dev_num]).FRMR_ALIGN_OPT = align;
```



```
(*mem[dev_num]).STATE = state;
    (*mem[dev_num]).CMFACT = cmfact;
    (*mem[dev_num]).TIMERX = timer_expired;
    (*mem[dev_num]).T3 = timer_count;
    (*mem[dev_num]).CMF = cmf;
    (*mem[dev_num]).IGNORE = ignore;
 else
                         /* Not a valid framer interrupt, exit routine */
 ;
else if(!COMPARE(los int, 0x01)){
                                           /* Check if LOS is set */
                                           /* LOS was 0, end routine */
else {
                                           /* LOS was 1, do following then leave */
                                          /* Set state to 1 */
  (*mem[dev_num]).STATE = STATE1;
  (*dev[dev num]).TRAN DIAG = RAI;
                                         /* Assert RAI */
  (*dev[dev_num]).FRMR_ALIGN_OPT = (*dev[dev_num]).FRMR_ALIGN_OPT & 0xFE; /* Enable
reframes */
  (*dev[dev_num]).FRMR_ALIGN_OPT = (*dev[dev_num]).FRMR_ALIGN_OPT | 0x80; /* Set CRCEN
  (*mem[dev num]).IGNORE = 0x00;
                                          /* Clear ignore flag */
 /*end of program */
 *******************
 * Function definitions section
 *******************
BOOLEAN
                                      /* Function to determine if a specific bit is set
COMPARE (REG_DATA reg, MASK mask) {
  return ((reg & mask)!= FALSE);
}
BOOLEAN
                                     /* Function to check the value of the variable */
CHECK (REG_DATA reg, MASK mask) {
 return ( reg == mask );
}
                 /* Function to determine the state and event then proceeding */
REG DATA
                                 /* to set the appropriate parameters */
WHAT_STATE(MAN_VAR fevent, REG_DATA fstate){
                                   /* Check if in state 1 */
/* Check if in state 2 */
 if(!CHECK(fstate, STATE1)){
   if(!CHECK(fstate, STATE2)){
       CHECK(fstate, STATE3)){  /* Check if in state 3 */
if(!CHECK(fstate, STATE4)){ /* Check if in state 4 */
      if(!CHECK(fstate, STATE3)){
          if(!CHECK(fevent, EVENT2)){/* Must be state 5 or 6 */
                                   /* EVENT2 has not occurred, leave */
           return fstate;
         else {
           tadc = NOF;
                                   /* No RAI */
                                    /* Set state to 2 */
           return STATE2;
```



```
/* STATE 4 HAS OCCURRED */
        else if (!CHECK(fevent, EVENT8)){    /* EVENT8 has not occurred */
    if (!CHECK(fevent, EVENT3)){        /* EVENT3 has not occurred, leave */
           return fstate;
                                             /* EVENT3 has occurred */
          else {
                                            /* No RAI */
            tadc = NOF;
                                            /* Clear REFRDIS bit */
            align = align & 0xFE;
            return STATE3;
                                             /* Set state to 3 */
        élse {
                                             /* EVENT8 has occurred */
          ignore = 0x00;
                                             /* Clear ignore flag */
          (*dev[dev_num]).FRMR_ALIGN_OPT = (*dev[dev_num]).FRMR_ALIGN_OPT & 0xFB;/*
Clear REFR bit */
          (*dev[dev_num]).FRMR_ALIGN_OPT = (*dev[dev_num]).FRMR_ALIGN_OPT | 0x04;/*
force reframe */
          return STATE4;
                                             /* Set state to 4 */
        }
            /* STATE 3 HAS OCCURRED */
      else if (!CHECK(fevent, EVENT1)){ /*EVENT1 has not occurred */
        if (!CHECK(fevent, EVENT7)) { /* EVENT7 has not occurred */
                                         /* do nothing */
         return fstate;
        élse {
                                          /* EVENT7 has occurred */
          tadc = NOF;
                                          /* No RAI */
                                         /* Clear CRCEN */
          align = align & 0x7F;
          return STATE2;
                                          /* Set to state 2 */
      élse {
                                          /* EVENT1 has occurred */
                                         /* RAI */
        tadc = RAI;
                                         /* Set CRCEN */
        align = align | 0x80;
                                         /* Clear ignore flag */
        ignore = 0x00;
        return STATE1;
                                         /* Set to state 1 */
    }
            /* STATE 2 HAS OCCURRED */
    else if (!CHECK(fevent, EVENT1)){
                                          /* EVENT1 has not occurred */
                                          /* EVENT3 has not occurred */
      if (!CHECK(fevent, EVENT3)){
                                         /* EVENT4 has not occurred */
        if (!CHECK(fevent, EVENT4)){
          if (!CHECK(fevent, EVENT5)){
                                           /* EVENT5 has not occurred */
            if (!CHECK(fevent, EVENT6)){ /* EVENT6 has not occurred */
                                           /* leave */
             return fstate;
                                           /* EVENT6 has occurred */
            else {
                                          /* No RAI */
              tadc = NOF;
              return STATE6;
                                          /* Set state to 6 */
          else {
                                           /* EVENT5 has occurred */
            tadc = RAI;
                                           /* RAI */
                                          /* Set to state 5 */
            return STATE5;
        else {
                                          /* EVENT4 has occurred */
          tadc = RAI;
                                          /* RAI */
                                         /* Disable Reframes */
/* Set ignore flag */
          align = align \mid 0x01;
          ignore = 0x01;
                                          /* Set state to 4 */
          return STATE4;
        }
      élse {
                                          /* EVENT3 has occurred */
                                          /* No RAI */
        tadc = NOF;
        align = align & 0xFE;
                                          /* Enable reframes */
        cmf = TRUE;
```



```
/* Set to state 3 */
       return STATE3;
                                         /* EVENT1 has occurred */
     tadc = RAI;
                                         /* RAI */
                                         /* Set CRCEN */
     align = align | 0x80;
                                         /* Clear ignore flag */
     ignore = 0x00;
                                         /* Set state to 1 */
     return STATE1;
  }
          /* STATE 1 HAS OCCURRED */
  else if (!CHECK(fevent, EVENT2)){
                                         /* EVENT2 has not occurred */
                                         /* Leave */
    return fstate;
                                         /* EVENT2 has occurred */
  else {
                                         /* Clear REFR bit */
   align = align & 0xFB;
   cmf = FALSE;
   timer_count = CLEAR;
                                        /* Clear t3 */
                                        /* Timer has not expired */
    timer_expired = FALSE;
                                        /* No RAI */
    tadc = NOF;
                                        /* Clear ignore flag */
    ignore = 0x00;
                                         /* Set state to 2 */
   return STATE2;
}
```

### A.2.2 Assembly Code Version

```
; Interrupt service routine for E1XC
; This routine handles steady state and transient state conditions
; As defined in PM951128 Issue 3
; Copyright 1997 PMC-Sierra, Inc
; Author: Korby Mraze
; *** Equates ***
; *** 68HC11 Constants ***
PORTA
              EQU
                       $B000 ; PORT A DATA
FSTATE
                EQU
                        $90
                              ; current fstate
                              ; user PH state
                       $92
HIT
               EOU
                              ; user MPH state
; ignore flag
                        $93
UMPH
               EOU
IGNORE
               EQU
                        $94
                              ; local copy of register 12H
                        $95
LOS
               EQU
INT_STAT
                EQU
                        $96
                              ; local copy of register 25H
                        $97
                EQU
                              ; local copy of register 27H
ALARM_STAT
                              ; current trans. state
STATE
                EQU
                        $98
FRAME
                EQU
                        $99
                               ; local copy of equad reg 24
                              ; local copy of equad reg 26
                        $9A
STATUS
                EQU
                               ; local copy of equad reg 21
CMFACT
                EQU
                        $9B
CMF
                EQU
                        $9C
                              ; Boolean as defined in PMXXXXXX
                        $9D
                              ; Boolean - 1 if timer has expired
TIMERX
                EQU
                        $9E
                                ; T3 as defined in PMXXXXXX
; *** EQUAD Constants ***
                        $C024
                               ; FRMR framing status interrupt indication
FSII
FSTAT
                EQU
                        $C026
                              ; FRMR framing status
                               ; FRMR maintenance mode options
FMMOD
                EQU
                        $C021
TADC
                EQU
                        $C045
                               ; TRAN Transmit alarm/diag control
                        $C020
                               ; FRMR alignment register
ALIGN
                EQU
FRMR_ALARM_INT EQU
                        $C025
                               ; FRMR alarm interrupt status
FRMR_ALARM_STAT EQU
                        $C027
                               ; FRMR alarm status
INT_SOURCE
               EQU
                        $0008
                               ; master interrupt source
                        $C012
                               ; CDRC interrupt status
                EQU
```

; CONSTANTS SO USE # WHEN USING THEM



PMC-951128	IS	SSUE 3 E1 FF	RAMER/TRANSCEIVER		
F1	EQU \$01				
F2 F3	EQU \$02				
F4	EQU \$03 EQU \$04				
F5	EQU \$05				
RRAI_M	EQU \$80				
REDI_M	EQU \$08				
AISI_M	EQU \$04				
; *** The cod	e starts here **	**			
ORG	\$0000 ; set	start of code (relative to ROM addr space)			
; *** CHECK F	OR LOS INTERRUPT	. ***			
LDAA	CDRC	; get reg 12			
STAA	LOS	; save it			
LDAA	LOS				
ANDA EORA	#\$40 #\$40				
BNE	FRMR	; LOSI was 0, start code			
LDAA	LOS	; LOSI was 1, check LOS			
ANDA	#\$01				
EORA	#\$01				
BNE LDAA	EXIT #\$01	; LOS was 0, leave ; LOS was 1			
STAA	STATE	; set STATE to 1			
LDAA	ALIGN				
ANDA	#%1111110	; enable reframes			
STAA	ALIGN				
LDAA ORAA	ALIGN #%10000000	; SET CRCEN			
STAA	ALIGN	/ SEI CRCEN			
CLR	IGNORE	; CLEAR IGNORE			
LDAA	#\$08				
STAA	TADC	; RAI			
CLRA STAA	PORTA	; LED ON			
EXIT RTS	PORTA	, DED ON			
; *** CHECK F	OR FRMR INTERRUP	T ***			
FRMR LDAA	INT_SOURCE				
ANDA BNE RTS	#\$20 START	; if not a valid FRMR interrupt, leave			
; *** PART 1	TRANSIENT STATES	S MATRIX ***			
; make local START LDAA	copies of equad FMMOD ; get	int registers reg 21			
ANDA		off unused bits			
STAA	CMFACT ; save				
LDAA	FSTAT ; get	reg 26			
STAA	STATUS ; save				
LDAA		reg 24			
STAA ANDA	FRAME ; save #\$40	IL			
EORA	#\$40				
BNE	•	I was 0, check OOCMFI			
LDAA		I was 1, check OOF			
ANDA	#\$40				



```
#$40
      EORA
      BNE
              EVENT2 ; OOF was 0, this is event 2
      LDAA
              CMFACT
                     ; OOF was 1, check CMFACT
              EVENT1 ; CMFACT was 0, this is event 1
      BEO
              TIMERX ; CMFACT was 1
      LDAA
                       ; if timer has expired, leave it alone
      BNE
              ENDINC
      LDAA
              Т3
                     ; otherwise increment
      INCA
              Т3
      STAA
                     ; and store
              #$25
      CMPA
                      ; compare to 25H
              ENDINC
                       ; if timer has not reached 25H, then move on
              #$01
      TIDAA
      STAA
              TIMERX ; if it has, set TIMERX and move on
ENDINC LDAA
               FRAME
      ANDA
              #$10
              #$10
      BNE
              CHKCMF ; OOCMFI was 0, check CMF
EVENT7 LDAB
              #$07
                     ; OOCMFI was 1, this is event 7
              WHST
CHKCMF LDAA
              CMF
                      ; OOCMFI was 1, check CMF
              EVENT4 ; CMF was 0, could be event 4 OR 5
              #$06 ; CMF was 1, fall through to evet 6
EVENT6 LDAB
                     ; find out which state
      BRA
              WHST
EVENT1 LDAB
               #$01
      BRA
              WHST
                      ; find out which state
EVENT2 LDAB
               #$02
              WHST
                      ; find out which state
EVENT4 LDAA
              TIMERX ; Check if timer is expired
              EVENT5 ; timer is not expired, this is event 5
      LDAB
              #$04
                   ; continue with event 4 stuff
      BRA
              WHST
                     ; find out which state
EVENT5 LDAB
               #$05
                      ; find out which state
      BRA
              WHST
OOCMFI LDAA
               FRAME ; Another look at reg 24
      ANDA
              #$10
      EORA
              #$10
      BNE
              EVENTO ; OOCMFI was also 0, therefore no interrupt
              STATUS ; OOCMFI was 1, check OOCMF
      ANDA
              #$10
      EORA
              #$10
      BNE
              CHKIGN ; OOCMF is 0, check IGNORE flag
              EVENT7 ; OOCMF is 1, this is EVENT7
      BRA
CHKIGN LDAA
               IGNORE
      ANDA
              #$01
      EORA
              #$01
              EVENT3 ; IGNORE was 0 go to EVENT3
      BNE
EVENT8 LDAB
                      ; IGNORE was 1 this is EVENT8
              #$08
      BRA
              WHST
EVENT3 LDAB
               #$03
                       ;
WHST
       LDAA
               STATE
                      ; get the current state
      EORA
              #$01
      BEO
              S1
                      ; if nonzero, then this must be 1
      LDAA
              STATE
                      ; reload current state
      EORA
              #$02
                     ; if nonzero, then this must be 2
      BEQ
```



ISSUE 3 PMC-951128 E1 FRAMER/TRANSCEIVER ; reload current state STATE LDAA EORA #\$03 BEQ S3 ; if nonzero, then this must be 3 ; reload current state LDAA STATE EORA #\$04 ; if nonzero, then this must be 4 BEQ ; must be S5 or S5 S5OR6 TBA ; copy event to acca #\$02 EORA BNE NOINT ; if event 2 has not occurred, take no action LDAA #\$00 ; NO RAI STAA TADC LDAA #\$80 STAA PORTA ; LED OFF #\$02 LDAA STAA STATE ; set state to 2 RTS EVENTO CLRB ; OOCMF is 1, this is event 0 (impossible event STEADY NOINT BRA S1 TBA ; copy event to acca #\$02 EORA ; if event 2 has not occurred, take no action BNE TNION CLRA IGNORE ; CLEAR IGNORE BIT CLR STAA ; set CMF to false STAA Т3 ; clear T3 TIMERX ; timer is not expired STAA ; NO RAI STAA TADC LDAA ALIGN #%11111011 ; CLEAR REFR BIT ANDA STAA ALIGN #\$80 LDAA STAA PORTA ; LED OFF LDAA #\$02 STATE ; set state to 2 STAA RTS S2 TBA ; copy event to acca EORA #\$01 ; event1? NOTS2E1 BNE LDAA #\$08 ; event 1 occurred STAA TADC ; RAI CLRA ; LED ON STAA PORTA LDAA #\$01 STAA STATE ; set state to 1 LDAA ALIGN ORAA #%10000000 ; SET CRCEN STAA ALIGN RTS S3 BRA REALS3 NOTS2E1 TBA #\$03 EORA BNE NOTS2E3 CLRA STAA TADC ; NO RAI LDAA #\$80 ; LED OFF STAA PORTA LDAA #\$01



ISSUE 3 PMC-951128 E1 FRAMER/TRANSCEIVER STAA CMF ; CMF = true LDAA ALIGN ANDA #%11111110 ; enable reframes STAA ALIGN #\$03 LDAA STATE STAA ; set state to 3 RTS S4 BRA S4A STEADY BRA STEADY2 NOTS2E3 TBA EORA #\$04 NOTS2E4 BNE LDAA #\$08 STAA TADC ; RAI CLRA STAA PORTA ; LED ON LDAA ALIGN #%00000001; disable reframes ORAA STAA ALIGN LDAA #\$01 IGNORE ; Set IGNORE flag STAA LDAA #\$04 STAA STATE ; set state to 4 RTS NOTS2E4 TBA #\$05 EORA BNE NOTS2E5 LDAA #\$08 STAA TADC ; RAI CLRA STAA PORTA ; LED ON LDAA #\$05 STAA STATE ; set state to 5 RTS NOTS2E5 TBA #\$06 EORA BNE LEAVE ; if events 1,3,4,5,6 don't happen, take no action CLRA ; NO RAI STAA TADC LDAA #\$80 STAA PORTA ; LED OFF #\$06 LDAA STAA STATE ; set state to 6 RTS S4A BRA REALS4 ; can't jump too far, so go halfway REALS3 TBA ; copy event to acca EORA #\$01 ; event1? NOTS3E1 BNE #\$08 ; event 1 occurred LDAA STAA TADC ; RAI CLRA PORTA ; LED ON STAA LDAA #\$01 STATE ; set state to 1 STAA LDAA ALIGN



```
ISSUE 3
                                                                   E1 FRAMER/TRANSCEIVER
PMC-951128
              #%10000000 ; SET CRCEN
      ORAA
      STAA
              ALIGN
      RTS
STEADY2 BRA
              STEADY3
NOTS3E1 TBA
      EORA
              #$07
              LEAVE ; if events 1,7 don't happen, take no action
      BNE
      CLRA
      STAA
              TADC ; NO RAI
              #$80
      LDAA
              PORTA ; LED OFF
      STAA
      LDAA
              #$02
                     ; set state to 2
      STAA
              STATE
      LDAA
              ALIGN
              #%01111111 ; CLEAR CRCEN
      ANDA
      STAA
              ALIGN
      RTS
REALS4 TBA
                       ; copy event to acca
      EORA
              #$03
              NOTS4E3 ; check for EVENT8
      BNE
      CLRA
      STAA
              TADC
                    ; NO RAI
              #$80
      LDAA
      STAA
              PORTA
                     ; LED OFF
      LDAA
              ALIGN
              #%11111110 ; enable reframes
      ANDA
      STAA
              ALIGN
      LDAA
              #$03
      STAA
              STATE ; set state to 3
LEAVE RTS
NOTS4E3 TBA
      EORA
              #$08
              LEAVE ; If events 3 and 8 do not happen, leave
      BNE
      LDAA
              #$08
              TADC ; RAI
      STAA
      CLRA
      STAA
              PORTA
                      ; LED ON
              IGNORE ; clear IGNORE
      STAA
      TIDAA
              ALTGN
      ANDA
              #%11111011 ; clear REFR bit
      EORA
              \#\%00000100; force reframe
      STAA
              ALIGN
      LDAA
              #$04
      STAA
              STATE
                     ; reset STATE to 4
; *** PART 2 STATES MATRIX ***
STEADY3 LDAA
               FRMR_ALARM_STAT
                                  ; LOAD ALARM STATUS
              ALARM_STAT
                                 ; SAVE ALARM STATUS
      STAA
      LDAA
              FRMR_ALARM_INT
                                 ; LOAD INTERRUPT STATUS
      STAA
              INT_STAT
                                 ; SAVE INTERRUPT STATUS
      LDAA
              INT_STAT
      ANDA
              #AISI_M
                              ; CHECK IF AISI IS SET
      BNE
              AISI
              INT STAT
      LDAA
      ANDA
              #REDI_M
                              ; CHECK IF REDI IS SET
      BNE
              REDT
      LDAA
              INT_STAT
```



PMC-951128		ISSUE3	E1 FRAMER/TRANSCEIVER
ANDA BNE RTS  AISI LDAA ANDA BNE AIS_0 LDAA ANDA ANDA	#RRAI_M RRAI_1  ALARM_STAT #\$04 AIS_1 FSTATE #F4	; CHECK IF RRAI IS SET ; NO INTERRUPTS SO LEAVE ; CHECK IF AIS IS SET ; CHECK FOR FSTATE4	
BNE RTS AIS_F4 LDAA STAA LDAA STAA RTS	#\$02 UMPH #F3 FSTATE	; USER MPH-EI 2 ; CHANGE TO FSTATE3	
ANDA BNE LDAA ANDA BNE	FSTATE #F1 AIS_F1 FSTATE #F2 AIS_F2 FSTATE #F3 AIS_F3 FSTATE #F5 AIS_F5	; CHECK FOR FSTATE 1 ; CHECK FOR FSTATE 2 ; CHECK FOR FSTATE 3 ; CHECK FOR FSTATE 5	
AIS_F1 LDAA STAA LDAA STAA LDAA STAA RTS	#\$01 UPH #\$03 UMPH #F4 FSTATE	<pre>; USER PH-DI ; USER MPH-EI 3 ; CHANGE TO FSTATE4</pre>	
AIS_F2 LDAA STAA LDAA STAA RTS	#\$03 UMPH #F4 FSTATE	; USER MPH-EI 3 ; CHANGE TO FSTATE4	
AIS_F3 LDAA STAA LDAA STAA RTS	#\$03 UMPH #F4 FSTATE	; USER MPH-EI 3 ; CHANGE TO FSTATE4	
AIS_F5 LDAA STAA LDAA STAA RTS	#\$03 UMPH #F4 FSTATE	; USER MPH-EI 3 ; CHANGE TO FSTATE4	
RRAI_1 BRA REDI LDAA ANDA BNE	RRAI_2  ALARM_STAT #\$08 RED_1	; BRANCH WAS TOO FAR	



PMC-951	128		ISSUE 3	E1 FRAMER/TRANSCEIVER
RED_0	LDAA ANDA BNE LDAA ANDA BNE RTS	FSTATE #F3 RED_F3 FSTATE #F4 RED_F4	; CHECK FOR FSTATE3 ; CHECK FOR FSTATE4	
RED_1	LDAA ANDA BNE LDAA ANDA BNE LDAA ANDA BNE LDAA ANDA BNE RTS	FSTATE #F1 RED_F1 FSTATE #F2 RED_F2 FSTATE #F5 RED_F5	; CHECK FOR FSTATE1 ; CHECK FOR FSTATE2 ; CHECK FOR FSTATE5	
RED_F1	LDAA STAA LDAA STAA LDAA STAA RTS	#\$01 UPH #\$02 UMPH #F3 FSTATE	; USER PH-DI ; USER MPH-EI 2 ; CHANGE TO FSTATE3	
RED_F2	LDAA STAA LDAA STAA RTS	#\$02 UMPH #F3 FSTATE	; USER MPH-EI 2 ; CHANGE TO FSTATE3	
RED_F5	LDAA STAA LDAA STAA RTS	#\$02 UMPH #F3 FSTATE	; USER MPH-EI 2 ; CHANGE TO FSTATE3	
RRAI_2	BRA	RRAI	; BRANCH WAS TOO FAR	
RED_F3	LDAA ANDA BNE LDAA STAA LDAA STAA LDAA STAA RTS	ALARM_STAT #\$80 CHKRAI #\$00 UPH #\$00 UMPH #F1 FSTATE	; USER PH-AI ; USER MPH-AI ; CHANGE TO FSTATE1	
CHKRAI	LDAA STAA LDAA STAA LDAA STAA RTS	#\$01 UPH #\$01 UMPH #F2 FSTATE	; USER PH-DI ; USER MPH-E1 1 ; CHANGE TO FSTATE2	
RED_F4	LDAA ANDA BNE	ALARM_STAT #\$80 CHKRAI		



PMC-951128		ISSUE3	E1 FRAMER/TRANSCEIVER		
LDAA STAA LDAA STAA LDAA STAA RTS	#\$00 UPH #\$00 UMPH #F1 FSTATE	<pre>; USER PH-AI ; USER MPH-AI ; CHANGE TO FSTATE1</pre>			
RRAI LDAA ANDA BNE	ALARM_STAT #\$80 RRA_1	; CHECK IF RRA BIT IS SET			
RRA_0 LDAA ANDA BNE LDAA ANDA BNE RTS	FSTATE #F2 RRA_F2 FSTATE #F5 RRA_F5	; CHECK IF IN FSTATE2			
RRA_1 LDAA ANDA BNE RTS	FSTATE #F1 RRA_F1	; CHECK IF IN FSTATE1			
RRA_F1 LDAA STAA LDAA STAA LDAA STAA RTS	#\$01 UPH #\$01 UMPH #F2 FSTATE	<pre>; USER PH-DI ; USER MPH-EI 1 ; CHANGE TO FSTATE2</pre>			
RRA_F2 LDAA STAA LDAA STAA LDAA STAA RTS	#\$00 UPH #\$00 UMPH #F1 FSTATE	<pre>; USER PH-AI ; USER MPH-AI ; CHANGE TO FSTATE1</pre>			
RRA_F5 LDAA STAA LDAA STAA LDAA STAA RTS	#\$00 UPH #\$00 UMPH #F1 FSTATE	<pre>; USER PH-AI ; USER MPH-AI ; CHANGE TO FSTATE1</pre>			
; *** End of source ***					



# APPENDIX B SOFTWARE RESPONSE TO C.4.3 (TBR 004 B.5.2)

This section explains how the software routine in Appendix A responds to the ETS 300 011 C.4.3 test stimulus. It describes each step of the test in terms of stimulus, explanation of stimulus, expected response, and explanation of response. Each step corresponds to a line in the C.4.3 stimulus description.

The following table corresponds the naming of the State Table parameters with the variables in the C code pertaining to Appendices B, C, and D.

Table 6. Correspondence Between States Table and C Code

State Table Variable	E1XC_ SR.C Variable			
CMF	CMF			
CMFACT	CMFACT			
E1	EVENT1			
E2	EVENT2			
E3	EVENT3			
E4	EVENT4			
E5	EVENT5			
E6	EVENT6			
E7	EVENT7			
E8	EVENT8			
FALSE	FALSE			
NOF	NOF			
OOCMF	OOCMF			
IGNORE	IGNORE			

[ <del></del>	<u> </u>				
State Table Variable	E1XC_ SR.C Variable				
OOCMFI	OOCMFI				
OOF	OOFI				
RAI	RAI				
S1	STATE1				
S2	STATE2				
S3	STATE3				
S4	STATE4				
S5	STATE5				
S6	STATE6				
Т3	timer_count				
TRUE	TRUE				



It is assumed that the E1XC is initially in STATE1.

# 1) Stimulus:

# **Explanation of Stimulus:**

This stimulus should be sufficient for the IUT to find basic FAS alignment.

# **Expected Response:**

**NOF** 

# **Explanation of Response:**

The E1XC will find FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE1 the routine will:

Move to STATE2
Reset timer\_count
Set cmf=FALSE
Assert NOF
Clear REFR bit
Clear IGNORE bit

The E1XC will then find MFAS alignment. It will interrupt with the status indicating:

OOFI=0 OOCMFI=1 OOCMF=0 IGNORE=0

This indicates EVENT3 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE3



Set cmf=TRUE Assert NOF Clear REFRDIS bit

# 2) Stimulus:

BIT 2=1, /FAS

# **Explanation of Stimulus:**

This stimulus consists of a single corrupted FAS.

This stimulus stresses the IUTs ability to stay in basic FAS alignment, since this stimulus should not be sufficient to cause loss of FAS alignment (three consecutive corrupted FASs are necessary to lose FAS alignment).

### **Expected Response:**

NOF

### **Explanation of Response:**

The E1XC will not interrupt during this stimulus.

### 3) Stimulus:

BIT2=1, FAS

#### **Explanation of Stimulus:**

This stimulus should keep the IUT in FAS alignment.

#### **Expected Response:**

**NOF** 

# **Explanation of Response:**

The E1XC will not interrupt during this stimulus.

#### 4) Stimulus:

BIT 2=1, /FAS, BIT2=1, /FAS



### **Explanation of Stimulus:**

This stimulus consists of two consecutive corrupted FASs.

This stimulus stresses the IUTs ability to stay in basic FAS alignment, since this stimulus should not be sufficient to cause loss of FAS alignment (three consecutive corrupted FASs are necessary to lose FAS alignment).

# **Expected Response**:

NOF

# **Explanation of Response:**

The E1XC will not interrupt during this stimulus.

# 5) <u>Stimulus</u>:

BIT2=1, FAS

#

# **Explanation of Stimulus:**

This stimulus should keep the IUT in FAS alignment.

### **Expected Response**:

NOF

#### **Explanation of Response**:

The E1XC will not interrupt during this stimulus.

#### 6) Stimulus:

BIT 2=1, /FAS, BIT2=1, /FAS, BIT2=1, /FAS

#### **Explanation of Stimulus:**

This stimulus consists of three consecutive corrupted FASs.

This stimulus stresses the IUTs ability to detect loss of FAS alignment. This stimulus should be sufficient to cause loss of FAS alignment.

#### **Expected Response**:



RAI

#### **Explanation of Response**:

The E1XC will lose FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=1 CMFACT=0

This indicates EVENT1 has occurred and with the E1XC at STATE3 the routine will:

Move to STATE1 Assert RAI Set CRCEN bit Clear IGNORE bit

# 7) <u>Stimulus</u>:

BIT2=1, FAS, BIT2=1, FAS

#### **Explanation of Stimulus:**

This stimulus checks the IUT's ability to find FAS alignment. This should be sufficient to find FAS alignment.

#### **Expected Response:**

NOF

#### Explanation of Response:

The E1XC will find FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE1 the routine will:

Move to STATE2
Reset timer\_count



Set cmf=FALSE Assert NOF Clear REFR bit Clear IGNORE bit

The E1XC will then find MFAS alignment. It will interrupt with the status indicating:

OOFI=0 OOCMFI=1 OOCMF=0 IGNORE=0

This indicates EVENT3 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE3
Set cmf=TRUE
Assert NOF
Clear REFRDIS bit

# 8) Stimulus:

BIT 2=1, /FAS, BIT2=1, /FAS, BIT2=1, /FAS

# **Explanation of Stimulus:**

This stimulus consists of three consecutive corrupted FASs.

This stimulus stresses the IUTs ability to detect loss of FAS alignment. This stimulus should be sufficient to cause loss of FAS alignment.

#### **Expected Response:**

RAI

# **Explanation of Response**:

The E1XC will lose FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=1 CMFACT=0



This indicates EVENT1 has occurred and with the E1XC at STATE3 the routine will:

Move to STATE1 Assert RAI Set CRCEN bit Clear IGNORE bit

# 9) <u>Stimulus</u>:

BIT2=1, FAS, BIT2=1, /FAS #

# **Explanation of Stimulus:**

This stimulus stresses the IUT's algorithm for finding FAS alignment. This stimulus should not be sufficient to find FAS alignment, since two consecutive correct FASs are required.

# **Expected Response**:

RAI

#### Explanation of Response:

The E1XC will not interrupt during this stimulus.

#### 10) Stimulus:

BIT 2=1, FAS

### **Explanation of Stimulus:**

This stimulus consists of a single correct FAS.

This stimulus stresses the IUTs ability to find FAS alignment. This stimulus should not be sufficient to find FAS alignment.

#### **Expected Response:**

RAI

#### **Explanation of Response:**

The E1XC will not interrupt during this stimulus.



#### 11) Stimulus:

BIT2=0, FAS

#

### **Explanation of Stimulus:**

This stimulus stresses the IUT's algorithm for finding FAS alignment. This stimulus should not be sufficient to find FAS alignment, since two consecutive correct FASs are required with BIT2=1 in-between.

# **Expected Response**:

RAI

# **Explanation of Response**:

The E1XC will not interrupt during this stimulus.

# 12) Stimulus:

BIT 2=1, FAS

#

#### **Explanation of Stimulus:**

This stimulus stresses the IUTs ability to find FAS alignment. This stimulus should be sufficient to find FAS alignment.

# Expected Response:

NOF

### **Explanation of Response**:

The E1XC will find FAS alignment. It will interrupt with the status indicating:

OOFI=1

OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE1 the routine will:

Move to STATE2 Reset timer\_count Set cmf=FALSE



Assert NOF
Clear REFR bit
Clear IGNORE bit

The E1XC will then find MFAS alignment. It will interrupt with the status indicating:

OOFI=0 OOCMFI=1 OOCMF=0 IGNORE=0

This indicates EVENT3 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE3 Set cmf=TRUE Assert NOF Clear REFRDIS bit

# 13) Stimulus:

BIT2=0, FAS, BIT2=1, FAS, BIT2=1, FAS #

# **Explanation of Stimulus:**

This stimulus consists of single BIT2=0.

This stimulus stresses the IUT's algorithm for losing FAS alignment. This stimulus should not be sufficient to lose FAS alignment, since three consecutive BIT2=0 are required.

#### **Expected Response:**

**NOF** 

#### **Explanation of Response:**

The E1XC will not interrupt during this stimulus.



# 14) Stimulus:

BIT2=0, FAS, BIT2=0, FAS, BIT2=1, FAS #

# **Explanation of Stimulus:**

This stimulus consists of two consecutive BIT2=0.

This stimulus stresses the IUT's algorithm for losing FAS alignment. This stimulus should not be sufficient to lose FAS alignment, since three consecutive BIT2=0 are required.

# **Expected Response:**

**NOF** 

#### Explanation of Response:

The E1XC will not interrupt during this stimulus.

# 15) Stimulus:

BIT2=0, FAS, BIT2=0, FAS, BIT2=0, FAS #

#### **Explanation of Stimulus:**

This stimulus consists of three consecutive BIT2=0.

This stimulus stresses the IUT's algorithm for losing FAS alignment. This stimulus should be sufficient to lose FAS alignment.

#### **Expected Response**:

RAI

#### **Explanation of Response:**

The E1XC will lose FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=1 CMFACT=0



This indicates EVENT1 has occurred and with the E1XC at STATE3 the routine will:

Move to STATE1 Assert RAI Set CRCEN bit Clear IGNORE bit

# 16) Stimulus:

BIT 2=1, FAS

#

# **Explanation of Stimulus:**

This stimulus stresses the IUTs ability to find FAS alignment. This stimulus should be sufficient to find FAS alignment.

# **Expected Response**:

NOF

# **Explanation of Response**:

The E1XC will find FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE1 the routine will:

Move to STATE2
Reset timer\_count
Set cmf=FALSE
Assert NOF
Clear REFR bit
Clear IGNORE bit

The E1XC will then find MFAS alignment. It will interrupt with the status indicating:

OOFI=0 OOCMFI=1 OOCMF=0



IGNORE=0

This indicates EVENT3 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE3
Set cmf=TRUE
Assert NOF
Clear REFRDIS bit

#### 17) Stimulus:

BIT2=1 FRAMEB #

### **Explanation of Stimulus:**

This stimulus consists of two consecutive frames with a mimic framing pattern in Timeslot 31.

This stimulus stresses the IUT's robustness against mimic FASs. This stimulus should not be sufficient to change FAS alignment.

#### **Expected Response:**

NOF

# **Explanation of Response**:

The E1XC will not interrupt during this stimulus.

#### 18) Stimulus:

6 x FRAME C

#### **Explanation of Stimulus:**

This stimulus consists of six repetitions of a two frame sequence where the FAS and BIT2 are corrupted in their current position, but another correct FAS and BIT2 are available in Timeslot 31.

This stimulus stresses the IUTs ability to change FAS alignment. This stimulus should be sufficient to force a change of FAS alignment.

# **Expected Response**:



RAI --> NOF

**Expected Response**:

RAI

# Explanation of Response:

The E1XC will lose FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=1 CMFACT=0

This indicates EVENT1 has occurred and with the E1XC at STATE3 the routine will:

Move to STATE1 Assert RAI Set CRCEN bit Clear IGNORE bit

Second, the E1XC will find FAS alignment (in what was previously Timeslot 31). It will interrupt with the status indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE1 the routine will:

Move to STATE2
Reset timer\_count
Set cmf=FALSE
Assert NOF
Clear REFR bit
Clear IGNORE bit
Not find MFAS



#### 19) Stimulus:

FRAME B # (for 4 to 8 ms)

### **Explanation of Stimulus:**

This stimulus consists of two consecutive frames with a mimic framing pattern in Timeslot 31.

This stimulus will keep the IUT aligned on Timeslot 31. However, since there is no MFAS present, a re-search for basic FAS alignment should be forced eventually because MFAS alignment cannot be found (as recommended in G.706 Section 4.2).

### **Expected Response:**

RAI --> NOF (at least once)

### **Explanation of Response**:

The E1XC will be forced out FAS alignment by the circuitry trying to find MFAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=1 CMFACT=1 OOCMFI=0 CMF=FALSE T3 is not expired

This indicates EVENT5 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE5 Assert RAI

Second, the E1XC will find FAS alignment (in one of the two FAS alignments present). It will interrupt with the status indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE5 the routine will:

# **APPLICATION NOTE**



PM6341 E1XC

PMC-951128 ISSUE 3 E1 FRAMER/TRANSCEIVER

Move to STATE2 Assert NOF



# APPENDIX C SOFTWARE RESPONSE TO C.4.4 (TBR 004 B.5.3)

This section explains how an implementation of the recommended Transient States Matrix (refer to Section 4.4.4) passes the ETS 300 011 (A1) C.4.4 test. It describes each step of the test in terms of stimulus, explanation of stimulus, expected response, and explanation of response. Each step corresponds to a line in the Amendment 1 C.4.4 stimulus description.

Assume the E1XC is initially in STATE1

1	)	S	tiı	m	ul	u	S	
٠,	,	J	UII	11	u	u	J	

FRAME B

#

#### **Explanation of Stimulus:**

This is an undetermined length of time in which frames with a mimic FAS are sent in order to stress the IUT's ability to find FAS and MFAS in the presence of a mimic FAS.

# **Expected Response:**

NOF

#### **Explanation of Response**:

The E1XC will first find FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE1 the routine will:

Move to STATE2
Reset timer\_count
Set cmf=FALSE
Assert NOF
Clear REFR bit
Clear IGNORE bit



If the FAS alignment is correct the E1XC will find MFAS alignment. It will interrupt with the status indicating:

OOFI=0 OOCMFI=1 OOCMF=0 IGNORE=0

This indicates EVENT3 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE3
Set cmf=TRUE
Assert NOF
Clear REFRDIS bit

If the FAS alignment was incorrect (i.e. aligned to a mimic) disregard the above EVENT3 and the then the E1XC will force a reframe after 8ms. It will interrupt indicating:

OOFI=1
OOF=1
CMFACT=1
OOCMFI=0
cmf=FALSE
timer\_count not expired(i.e. timer\_expired=FALSE)

This indicates EVENT5 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE5 Assert RAI

Next, the E1XC will find the correct FAS. It will interrupt indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE5 the routine will:

Move to STATE2 Assert NOF



The E1XC will then find MFAS. It will interrupt indicating:

OOFI=0 OOCMFI=1 OOCMF=0 IGNORE=0

This indicates EVENT3 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE3
Set cmf=TRUE
Assert NOF
Clear REFDIS bit

### 2) Stimulus:

/FAS, BIT2=1, /FAS, BIT2=1 /FAS, BIT2=1

#### **Explanation of Stimulus:**

The E1 basic framing format (described in ITU-T G.704 Section 2.3.2) alternates between frames with Timeslot 0 containing the frame alignment signal (FAS frames) and frames containing Bit 2 of Timeslot 0 set to logic one (NFAS frames).

This stimulus presents three consecutive FAS frames with corrupted FASs alternated with three consecutive uncorrupted NFAS frames.

As specified by ITU-T G.706 Section 4.1.1, basic "frame alignment will be assumed to have been lost when three consecutive incorrect frame alignment signals have been received." Therefore, this stimulus is meant to force the IUT out of FAS alignment.

#### **Expected Response**:

RAI

#### Explanation of Response:

The E1XC will lose FAS alignment. It will interrupt with the status indicating:



OOFI=1 OOF=1 CMFACT=0

This indicates EVENT1 has occurred and with the E1XC at STATE3 the routine will:

Move to STATE1 Assert RAI Set CRCEN bit Clear IGNORE bit

# 3) Stimulus:

MF A

### **Explanation of Stimulus:**

This is a correct CRC-4 multiframe. However, a single MF A is not sufficient to find MFAS alignment (see ITU-T G.706 Section 4.2).

#### **Expected Response:**

**NOF** 

# **Explanation of Response**:

The E1XC will find FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE1 the routine will:

Move to STATE2
Reset timer\_count
Set cmf=FALSE
Assert NOF
Clear REFR bit
Clear IGNORE bit

#### 4) Stimulus:

4 X MF B



# **Explanation of Stimulus:**

This is four consecutive multiframes with incorrect MFASs. This is equivalent to 8 ms of incorrect MFAS. The point of this stimulus is to test the IUTs compliance with ITU-T G.706 Section 4.2 which states: "If multiframe alignment cannot be achieved within 8 ms, it should be assumed that frame alignment is due to a spurious frame alignment signal and a re-search for frame alignment should be initiated."

#### **Expected Response:**

RAI

# **Explanation of Response**:

The E1XC will interrupt twice during this stimulus.

First, after 8 ms of unsuccessfully trying to find MFAS alignment, the E1XC will interrupt indicating:

OOFI=1
OOF=1
CMFACT=1
OOCMFI=0
cmf=0
timer\_count not expired

This indicates EVENT5 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE5 Assert RAI

Secondly, the E1XC will interrupt again as soon as it finds FAS alignment, indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE5 the routine will:

Move to STATE2 Assert NOF



#### 5) Stimulus:

MF A

# **Explanation of Stimulus:**

This is a correct CRC-4 multiframe. However, a single MF A is not sufficient to find MFAS alignment (see ITU-T G.706 Section 4.2).

### **Expected Response**:

NOF

#### **Explanation of Response:**

The E1XC will not interrupt during this stimulus.

# 6) Stimulus:

37 X MF B

# **Explanation of Stimulus:**

This is 37 consecutive CRC-4 multiframes with incorrect MFASs. The point of this stimulus is to stress the lower bound (100 ms) specified for the timer, as given in ITU-T G.706 Section 4.2 Note 2.

By the end of this stimulus, 37+6=43 multiframes will have passed since the E1XC began looking for MFAS alignment. Each CMF has a period of 2 ms, therefore 86 ms will have passed.

#### **Expected Response:**

NOF, transition to RAI and back to NOF (depending on implementation)

# **Explanation of Response**:

The E1XC will interrupt twice every 8 ms. Every 8 ms, the E1XC will interrupt when the CMF hunt algorithm forces a re-search for FAS alignment, then, after a few FASs, the E1XC will interrupt when it finds find FAS alignment.

After 8 ms of unsuccessfully trying to find MFAS alignment, the E1XC will interrupt indicating:

OOFI=1



CMFACT=1
OOCMFI=0
cmf=0
timer\_count not expired(i.e. timer\_expired=FALSE)

This indicates EVENT5 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE5
Assert RAI

Secondly, the E1XC will interrupt again as soon as it finds FAS alignment, indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE5 the routine will:

Move to STATE2 Assert NOF

The result will be that every 8 ms, the IUT will assert RAI for about 500µs then deassert it for the duration of this stimulus.

#### 7) Stimulus:

MF A, MF B, MF A, MF B, MF A, MF B

#### **Explanation of Stimulus:**

This is an alternation between correct and incorrect MFASs. As specified in ITU-T G.706 Section 4.2, this stimulus should be sufficient to find MFAS alignment.

# **Expected Response**:

**NOF** 

#### Explanation of Response:

Somewhere during this stimulus, the E1XC will find MFAS alignment. At that time, it will interrupt indicating:

OOFI=0



OOCMFI=1 OOCMF=0

This indicates EVENT3 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE3 cmf=TRUE Assert NOF Clear REFRDIS bit

The E1XC will not interrupt again during this stimulus.

#### 8) Stimulus:

MF B

# **Explanation of Stimulus:**

This is a multiframe with incorrect MFAS.

### **Expected Response**:

NOF

#### Explanation of Response:

The E1XC will not interrupt during this stimulus — it requires four consecutive incorrect MFASs to declare OOCMF.

#### 9) Stimulus:

# 251

#### **Explanation of Stimulus:**

The previous stimulus (MF B) is repeated at least 251 times. This is to stress the upper limit (500 ms) specified for the timer in ITU-T G.706 Section 4.2.

251 multiframes corresponds to 502 ms.

#### **Expected Response:**

NOF

#### **Explanation of Response:**



The E1XC will lose MFAS alignment after the second multiframe (as there were 2 bad multiframes in the previous stimulus). Then every 8 ms, it will interrupt twice: once when it forces a FAS re-search, and again when it finds FAS.

First, the E1XC will interrupt when the E1XC loses MFAS alignment with the status indicating:

OOFI=1 OOF=1 CMFACT=1 OOCMFI=1

This indicates EVENT7 has occurred and with the E1XC at STATE3 the routine will:

Move to STATE2 Assert NOF Clear CRCEN bit

After 8ms of unsuccessfully trying to find MFAS alignment, the E1XC will interrupt indicating:

OOFI=1 OOF=1 CMFACT=1 OOCMFI=0 cmf=TRUE

This indicates EVENT6 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE6
Assert NOF

The E1XC will interrupt again as soon as it finds FAS alignment, indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE6 the routine will:

Move to STATE2 Assert NOF

10) Stimulus:



/FAS, BIT2=1, /FAS, BIT2=1 /FAS, BIT2=1

### **Explanation of Stimulus:**

This stimulus presents three consecutive frames with corrupted FASs alternated with three consecutive uncorrupted NFAS frames.

As specified by ITU-T G.706 Section 4.1.1, basic "frame alignment will be assumed to have been lost when three consecutive incorrect frame alignment signals have been received." Therefore, this stimulus is meant to force the IUT out of FAS alignment.

# **Expected Response**:

RAI

#### **Explanation of Response:**

The E1XC will lose FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=1 CMFACT=0

This indicates EVENT1 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE1 Assert RAI Set CRCEN bit Clear IGNORE bit

# 11) Stimulus:

MF B

#### **Explanation of Stimulus:**

This is a single multiframe with a corrupted MFAS. The basic FAS in not corrupted however, so the framer should find FAS alignment.

#### **Expected Response:**

**NOF** 



### **Explanation of Response:**

The E1XC will find FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE1 the routine will:

Move to STATE2
Reset timer\_count
Set cmf=FALSE
Assert NOF
Clear REFR bit
Clear IGNORE bit

#### 12) Stimulus:

#250 MF B

# **Explanation of Stimulus:**

This is 251 consecutive CMFs sent with corrupted MFASs. The basic FAS is not corrupted.

This stimulus stresses the upper limit (500ms) specified for the timer in ITU-T G.706 Section 4.2. 251 multiframes corresponds to 502ms.

#### **Expected Response:**

NOF -> RAI -> NOF(at least once) then stable RAI

# **Explanation of Response**:

The E1XC will interrupt many times during this interrupt before the timer expires. The E1XC will first interrupt indicating:

OOFI=1
OOF=1
CMFACT=1
OOCMFI=0
cmf=FALSE
timer\_count not expired(i.e. timer\_expired=FALSE)



This indicates EVENT5 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE5 Assert RAI

Next, the E1XC will interrupt when it finds FAS alignment, indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE5 the routine will:

Move to STATE2 Assert NOF

These last two interrupt responses will be repeated every 8ms until the timer expires. After the timer expires, the E1XC will interrupt indicating:

OOFI=1
OOF=1
CMFACT=1
OOCMFI=0
cmf=FALSE
timer\_count has expired(i.e. timer\_expired=TRUE)

This indicates EVENT4 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE4 Assert RAI Set REFDIS bit Set INGNORE flag

#### 13) Stimulus:

MF A, 4 x MF B

#### **Explanation of Stimulus:**

This is one multiframe with a correct MFAS followed by four consecutive multiframes with corrupted MFASs.



This stimulus tests to see that the IUT does not prematurely declare MFAS alignment. A single correct MFAS should not be sufficient to find MFAS alignment.

### **Expected Response:**

RAI

# **Explanation of Response**:

The E1XC will not interrupt during this stimulus, so the response from the previous stimulus, RAI, will be maintained.

# 14) Stimulus:

```
MF A, 2 x MF B, MF A
MF A, 2 x MF B, 2 x MF A
```

# **Explanation of Stimulus:**

This stimulus should be sufficient for the IUT to find MFAS alignment. Since there are at least two correct MFASs present in each 8ms window, separated by an integral multiple of 2ms (as per the G.706 requirement). This stimulus causes the E1XC to interrupt several times.

#### **Expected Response:**

NOF

# **Explanation of Response**:

First due to an errata the E1XC will locate MFAS alignment based on the first MF A. The software shold ignore the first MF A with proper FAS. The E1XC will interrupt with the status indicating:

OOFI=0 OOCMFI=1 OOCMF=0 IGNORE=1

This indicates EVENT8 has occurred and with the E1XC at STATE4 the routine will:



Stay in STATE4
Clear IGNORE bit
Force reframe by first clearing the REFR bit then setting it

The reframe will cause the routine to interrupt indicating:

OOFI=1 OOF=1 CMFACT=0

This indicates EVENT1 has occurred and with the E1XC still in STATE4 the routine will:

Do Nothing

Next the E1XC will attempt to find FAS alignment The routine will interrupt indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC in STATE4 the routine will:

Do Nothing

The E1XC will find FAS alignment then search for MFAS alignment. The routine will interrupt indicating:

OOFI=0 OOCMFI=1 OOCMF=0 IGNORE=0

This indicates an EVENT3 and with the E1XC in STATE4 the routine will:

Move to STATE3
Set CMF=TRUE
Assert NOF
Clear REFRDIS bit

15) Stimulus:



MFB, MFA

#

# **Explanation of Stimulus:**

This stimulus consists of multiframes with alternating correct and corrupted MFASs, repeated indefinitely.

This stimulus stresses the IUTs ability to stay in MFAS alignment, since this stimulus should not be sufficient to cause loss of MFAS alignment (four consecutive corrupted MFASs are necessary to lose MFAS alignment).

**Expected Response**:

**NOF** 

**Explanation of Response**:

The E1XC will not interrupt during this stimulus.



### APPENDIX D SOFTWARE RESPONSE TO C.4.5 (TBR 004 B.4.2)

This section explains how an implementation of the recommended Transient States Matrix (refer to Section 4.4.4) passes the ETS 300 011 (A1) C.4.5 test. It describes each step of the test in terms of stimulus, explanation of stimulus, expected response, and explanation of response. Each step corresponds to a line in the Amendment 1 C.4.5 stimulus description.

Assume the E1XC is initially in STATE1.

# 1) Stimulus:

SMF A

# Repeat more than 1 second

#### **Explanation of Stimulus:**

This is 1 second of sub-multiframes having correct generation of C1 to C4 bits.

#### **Expected Response**:

NOF, No E bit set to zero.

### **Explanation of Response:**

The E1XC will find FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE1 the routine will:

Move to STATE2
Reset timer\_count
Set cmf=FALSE
Assert NOF
Clear REFR bit
Clear IGNORE bit

The E1XC will then find MFAS. It will interrupt indicating:

OOFI=0



OOCMFI=1 OOCMF=0

This indicates EVENT3 has occurred and with the E1XC at STATE2 the routine will:

Move to STATE3 Set cmf=TRUE Assert NOF Clear REFRDIS bit

#### 2) Stimulus:

SMF B

#### **Explanation of Stimulus:**

One sub-multiframe having incorrect generation of C1 to C4 bits.

# **Expected Response**:

One E bit set to zero.

# **Explanation of Response**:

The E1XC will not interrupt during this stimulus.

### 3) Stimulus:

SMF A

#

# **Explanation of Stimulus:**

Continuous sub-multiframes having correct generation of C1 to C4 bits.

#### Expected Response:

No E bit set to zero.

# **Explanation of Response**:

The E1XC will not interrupt during this stimulus.

#### 4) Stimulus:



SMF B, SMF, B

# **Explanation of Stimulus:**

Two consecutive sub-multiframes having incorrect generation of C1 to C4 bits.

### **Expected Response**:

Two contiguous E bits set to zero.

# **Explanation of Response**:

The E1XC will not interrupt during this stimulus.

### 5) Stimulus:

SMF A

# Repeated more than 1 second

#### **Explanation of Stimulus:**

This is 1 second of sub-multiframes having correct generation of C1 to C4 bits.

#### **Expected Response**:

No E bit set to zero.

# **Explanation of Response**:

The E1XC will not interrupt during this stimulus.

# 6) Stimulus:

914 X SMF B

#### **Explanation of Stimulus:**

914 consecutive sub-multiframes having incorrect generation of C1 to C4 bits.

#### **Expected Response**:

914 contiguous E bits set to zero.

# **Explanation of Response**:



The E1XC will not interrupt during this stimulus.

#### 7) Stimulus:

86 X SMF A

#### **Explanation of Stimulus:**

86 consecutive sub-multiframes having correct generation of C1 to C4 bits.

# **Expected Response**:

86 contiguous E bits set to ONE.

# **Explanation of Response**:

The E1XC will not interrupt during this stimulus.

# 8) <u>Stimulus</u>:

914 X SMF b

#### **Explanation of Stimulus:**

914 consecutive sub-multiframes having incorrect generation of C1 to C4 bits.

#### **Expected Response**:

914 contiguous E bits set to zero.

# Explanation of Response:

The E1XC will not interrupt during this stimulus.

#### 9) <u>Stimulus</u>:

SMF A

# # Repeated more than 1 second

#### **Explanation of Stimulus:**

This is 1 second of sub-multiframes having correct generation of C1 to C4 bits.

# **Expected Response**:



No E bit set to zero.

# **Explanation of Response:**

The E1XC will not interrupt during this stimulus.

# 10) Stimulus:

915 X SMF B

# **Explanation of Stimulus:**

915 continuous sub-multiframes having incorrect generation of C1 to C4 bits.

# **Expected Response**:

RAI (at least once)

# **Explanation of Response**:

The E1XC will not interrupt during this stimulus.

# 11) Stimulus:

85 X SMF A

#### **Explanation of Stimulus:**

85 consecutive sub-multiframes having correct generation of C1 to C4 bits.

#### **Expected Response:**

RAI (at least once)

# **Explanation of Response**:

The E1XC will not interrupt during this stimulus.

# 12) Stimulus:

915 X SMF B

# **Explanation of Stimulus:**

915 consecutive sub-multiframes having incorrect generation of C1 to C4 bits.



# **Expected Response**:

RAI (at least once) -> NOF

# **Explanation of Response**:

The E1XC has lost FAS alignment. It will interrupt with the status indicating.

OOFI=1 OOF=1 CMFACT=0

This indicates EVENT1 has occurred and with the E1XC at STATE3 the routine will:

Move to STATE1
Assert RAI
Set CRCEN bit
Clear IGNORE bit

The E1XC will then find FAS alignment. It will interrupt with the status indicating:

OOFI=1 OOF=0

This indicates EVENT2 has occurred and with the E1XC at STATE1 the routine will:

Move to STATE2
Reset timer\_count
Set cmf=FALSE
Assert NOF
Clear REFR bit
Clear IGNORE bit

The E1XC will then find MFAS. It will interrupt indicating:

OOFI=0 OOCMFI=1 OOCMF=0 IGNORE=0

This indicates EVENT3 has occurred and with the E1XC at STATE2 the routine will:



Move to STATE3
Set cmf=TRUE
Assert NOF
Clear REFRDIS bit

# 13) Stimulus:

SMF A

#

#### **Explanation of Stimulus:**

This is continuous sub-multiframes having correct generation of C1 to C4 bits.

# **Expected Response**:

NOF, No E bit set to zero.

#### **Explanation of Response**:

The E1XC will not interrupt during this stimulus.

#### 14) Stimulus:

/FAS, BIT 2 = 1, /FAS, BIT2 = 1

#### Explanation of Stimulus:

Two consecutive frames with incorrect FAS, incorrect bits C1 to C4 and incorrect MFAS in timeslot 0.

### **Expected Response**:

RAI, No E bit set to zero.

# **Explanation of Response**:

The E1XC has lost FAS alignment. It will interrupt with the status indicating.

OOFI=1 OOF=1 CMFACT=0



This indicates EVENT1 has occurred and with the E1XC at STATE3 the routine will:

Move to STATE1 Assert RAI Set CRCEN bit Clear IGNORE bit

# 15) Stimulus:

/FAS, BIT2 = 1

#

# **Explanation of Stimulus:**

Continuous frames with incorrect FAS, incorrect bits C1 to C4 and incorrect MFAS in timeslot 0.

# **Expected Response**:

RAI, No E bit set to zero.

# **Explanation of Response**:

The E1XC will not interrupt during this stimulus.



#### **NOTES**

Seller will have no obligation or liability in respect of defects or damage caused by unauthorized use, mis-use, accident, external cause, installation error, or normal wear and tear. There are no warranties, representations or guarantees of any kind, either express or implied by law or custom, regarding the product or its performance, including those regarding quality, merchantability, fitness for purpose, condition, design, title, infringement of third-party rights, or conformance with sample. Seller shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon, the information contained in this document. In no event will Seller be liable to Buyer or to any other party for loss of profits, loss of savings, or punitive, exemplary, incidental, consequential or special damages, even if Seller has knowledge of the possibility of such potential loss or damage and even if caused by Seller's negligence.

© 1998 PMC-Sierra, Inc.

PMC-951128 Printed in Canada Issue date: March 1998