

Dual, 4.5ns, Single Supply 3V/5V Comparator with Rail-to-Rail Outputs

FEATURES

- **UltraFast: 4.5ns at 20mV Overdrive**
7ns at 5mV Overdrive
- **Low Power: 4mA per Comparator**
- Optimized for 3V and 5V Operation
- Pinout Optimized for High Speed Ease of Use
- Input Voltage Range Extends 100mV Below Negative Rail
- TTL/CMOS Compatible Rail-to-Rail Outputs
- Internal Hysteresis with Specified Limits
- Low Dynamic Current Drain; 15 μ A/(V-MHz), Dominated by Load In Most Circuits

APPLICATIONS

- High Speed Differential Line Receiver
- Crystal Oscillator Circuits
- Window Comparators
- Threshold Detectors/Discriminators
- Line Receivers
- Zero-Crossing Detectors
- High Speed Sampling Circuits

DESCRIPTION

The LT[®]1720 is an UltraFast[™] dual comparator optimized for single supply operation, with a supply voltage range of 2.7V to 6V. The input voltage range extends from 100mV below ground to 1.2V below the supply voltage. Internal hysteresis makes the LT1720 easy to use even with slow moving input signals. The rail-to-rail outputs directly interface to TTL and CMOS. Alternatively the symmetric output drive can be harnessed for analog applications or for easy translation to other single supply logic levels.


The LT1720 is available in the 8-pin SO package; three pins per comparator plus power and ground. The LT1720 is ideal for systems where small size and low power are paramount.

The pinout of the LT1720 minimizes parasitic effects by placing the most sensitive inputs (inverting) away from the outputs, shielded by the power rails.


LT, LTC and LT are registered trademarks of Linear Technology Corporation.
UltraFast is a trademark of Linear Technology Corporation.

TYPICAL APPLICATION

2.7V to 6V Crystal Oscillator with TTL/CMOS Output



Propagation Delay vs Overdrive




1720 TA02

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage, V_{CC} to GND	7V
Input Current	$\pm 10\text{mA}$
Output Current (Continuous)	$\pm 20\text{mA}$
Operating Temperature Range	
C Grade	0°C to 70°C
I Grade	-40°C to 85°C
Junction Temperature	150°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

	ORDER PART NUMBER
	LT1720CS8 LT1720IS8
	S8 PART MARKING
	1720 1720I

Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5\text{V}$, $V_{CM} = 1\text{V}$, $C_{OUT} = 10\text{pF}$, $T_A = 25^{\circ}\text{C}$, $V_{OVERDRIVE} = 20\text{mV}$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{CC}	Supply Voltage		2.7		6	V
V_{CMR}	Input Voltage Range		-0.1		$V_{CC} - 1.2$	V
V_{TRIP}^{+}	Input Trip Points	(Note 2)	-2.0 -3.0		5.5 6.5	mV mV
V_{TRIP}^{-}	Input Trip Points	(Note 2)	-5.5 -6.5		2.0 3.0	mV mV
V_{OS}	Input Offset Voltage	(Note 2)		1.0	3.0 4.5	mV mV
V_{HYST}	Input Hysteresis Voltage	(Note 2)	2.0	3.5	5.0	mV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift			10		$\mu\text{V}/^{\circ}\text{C}$
I_B	Input Bias Current		-6		0	μA
I_{OS}	Input Offset Current				0.6	μA
CMRR	Common Mode Rejection Ratio	(Note 3)	55	70		dB
PSRR	Power Supply Rejection Ratio	(Note 4)	65	80		dB
A_V	Voltage Gain	(Note 5)		∞		
V_{OH}	Output High Voltage	$I_O = -4\text{mA}$, $V_{IN} = V_{TRIP}^{+} + 10\text{mV}$	$V_{CC} - 0.4$			V
V_{OL}	Output Low Voltage	$I_O = 10\text{mA}$, $V_{IN} = V_{TRIP}^{-} - 10\text{mV}$			0.4	V
I_{CC}	Supply Current (Per Comparator)	$V_{CC} = 5\text{V}$ $V_{CC} = 3\text{V}$		4 3.5	7 6	mA mA
t_{PD20}	Propagation Delay	$V_{OVERDRIVE} = 20\text{mV}$ (Note 6)		4.5	6.5 8.0	ns ns
t_{PD5}	Propagation Delay	$V_{OVERDRIVE} = 5\text{mV}$ (Notes 6, 7)		7	10 13	ns ns
Δt_{PD}	Differential Propagation Delay	(Note 8) Between Channels		0.3	1.0	ns
t_{SKEW}	Propagation Delay Skew	(Note 9) Between t_{PD}^{+}/t_{PD}^{-}		0.5	1.5	ns
t_r	Output Rise Time	10% to 90%		2.5		ns
t_f	Output Fall Time	90% to 10%		2.2		ns

ELECTRICAL CHARACTERISTICS

The ● denotes specifications that apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: The LT1720 comparators include internal hysteresis. The trip points are the input voltage needed to change the output state in each direction. The offset voltage is defined as the average of V_{TRIP}^+ and V_{TRIP}^- , while the hysteresis voltage is the difference of these two.

Note 3: The common mode rejection ratio is measured with $V_{CC} = 5V$ and is defined as the change in offset voltage measured from $V_{CM} = -0.1V$ to $V_{CM} = 3.8V$, divided by $3.9V$.

Note 4: The power supply rejection ratio is measured with $V_{CM} = 1V$ and is defined as the change in offset voltage measured from $V_{CC} = 2.7V$ to $V_{CC} = 6V$, divided by $3.3V$.

Note 5: Because of internal hysteresis, there is no small-signal region in which to measure gain. Proper operation of internal circuitry is ensured by measuring V_{OH} and V_{OL} with only $10mV$ of overdrive.

Note 6: Propagation delay measurements made with $100mV$ steps. Overdrive is measured relative to V_{TRIP}^{\pm} .

Note 7: t_{PD} cannot be measured in automatic handling equipment with low values of overdrive. The LT1720 is 100% tested with a $100mV$ step and $20mV$ overdrive. Correlation tests have shown that t_{PD} limits can be guaranteed with this test, if additional DC tests are performed to guarantee that all internal bias conditions are correct.

Note 8: Differential propagation delay is defined as:

$$\Delta t_{PD} = t_{PDA} - t_{PDB}$$

Note 9: Propagation Delay Skew is defined as:

$$t_{SKEW} = |t_{PDLH} - t_{PDHL}|$$

PIN FUNCTIONS

+IN A (Pin 1): Noninverting Input of Comparator A.

-IN A (Pin 2): Inverting Input of Comparator A.

-IN B (Pin 3): Inverting Input of Comparator B.

+IN B (Pin 4): Noninverting Input of Comparator B.




GND (Pin 5): Ground.

OUT B (Pin 6): Output of Comparator B.

OUT A (Pin 7): Output of Comparator A.


V_{CC} (Pin 8): Positive Supply Voltage.

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS

**Input Current
vs Differential Input Voltage**




1720 G04

**Quiescent Supply Current
vs Temperature**




1720 G05

**Quiescent Supply Current
vs Supply Voltage**




1720 G06

**Propagation Delay
vs Load Capacitance**




1720 G07

**Propagation Delay
vs Temperature**




1720 G08

**Propagation Delay
vs Supply Voltage**




1720 G09

**Output Low Voltage
vs Load Current**




1720 G10

**Output High Voltage
vs Load Current**



1720 G11


Supply Current vs Frequency




1720 G12

TEST CIRCUITS

$\pm V_{TRIP}$ Test Circuit



Response Time Test Circuit



APPLICATIONS INFORMATION

Input Voltage Considerations

The LT1720 is specified for a common mode range of -100mV to 3.8V when used with a single 5V supply. A more general consideration is that the common mode range is -100mV below ground to 1.2V below V_{CC} . The criterion for this common mode limit is that the output still responds correctly to a small differential input signal. Also, if one input is within the common mode limit, the other input signal can go outside the common mode limits, up to the absolute maximum limits (a diode drop past either rail at 10mA input current) and the output will retain the correct polarity.

When either input signal falls below the negative common mode limit, the internal PN diode formed with the substrate can turn on, resulting in significant current flow through the die. An external Schottky clamp diode between the input and the negative rail can speed up recovery from negative overdrive by preventing the substrate diode from turning on.

When both input signals are below the negative common mode limit, phase reversal protection circuitry prevents false output inversion to at least -400mV common mode. However, the offset and hysteresis in this mode will increase dramatically, to as much as 15mV each. The input bias currents will also increase.

When both input signals are above the positive common mode limit, the input stage will get debiased and the output polarity will be random. However, the internal hysteresis will hold the output to a valid logic level, and because the biasing of the two comparators are completely independent, there will be no impact on the other comparator. When at least one of the inputs returns to within the common mode limits, recovery from this state will take as long as $1\mu\text{s}$.

The input stage is protected against damage from large differential signals, up to and beyond a differential voltage equal to the supply voltage, limited only by the absolute maximum currents noted. External input protection circuitry is only needed if currents would otherwise exceed these absolute maximums. The internal catch diodes can conduct current up to these rated maximums without latchup, even when the supply voltage is at the absolute maximum rating.

The propagation delay does not increase significantly when driven with large differential voltages, but with low levels of overdrive, an apparent increase may be seen with large source resistances due to an RC delay caused by the 2pF typical input capacitance.

Input Bias Current

Input bias current is measured with both inputs held at 1V . As with any PNP differential input stage, the LT1720 bias current flows out of the device. It will go to zero on the higher of the two inputs and double on the lower of the two inputs. With more than two diode drops of differential input voltage, the LT1720's input protection circuitry activates, and current out of the lower input will increase an additional 30% and there will be a small bias current into the higher of the two input pins, of $4\mu\text{A}$ or less. See the Typical Performance curve "Input Current vs Differential Input Voltage."

High Speed Design Considerations

Application of high speed comparators is often plagued by oscillations. The LT1720 has 4mV of internal hysteresis, which will prevent oscillations as long as parasitic output to input feedback is kept below 4mV . However, with the 2V/ns slew rate of the LT1720 outputs, a 4mV step can be created at a 100Ω input source with only 0.02pF of output to input coupling. The LT1720's pinout has been arranged to minimize problems by placing the most sensitive inputs (inverting) away from the outputs, shielded by the power rails. The input and output traces of the circuit board should also be separated, and the requisite level of isolation is readily achieved if a topside ground plane runs between the outputs and the inputs. For multilayer boards where the ground plane is internal, a topside ground or supply trace should be run between the inputs and outputs.

Figure 1 shows a typical topside layout of the LT1720 on such a multilayer board. Shown is the topside metal etch including traces, pin escape vias, and the land pads for an SO-8 LT1720 and its adjacent X7R 10nF bypass capacitor in a 1206 case.

The ground trace from Pin 5 runs under the device up to the bypass capacitor, shielding the inputs from the

APPLICATIONS INFORMATION




Figure 1. Typical Topside Metal for Multilayer PCB Layouts.

outputs. Note the use of a common via for the LT1720 and the bypass capacitor, which minimizes interference from high frequency energy running around the ground plane or power distribution traces.

The supply bypass should include an adjacent 10nF ceramic capacitor and a 2.2μF tantalum capacitor no farther than 5cm away; use more capacitance if driving more than 4mA loads. To prevent oscillations, it is helpful to balance the impedance at the inverting and noninverting inputs; source impedances should be kept low, preferably 1kΩ or less.

The outputs of the LT1720 are capable of very high slew rates. To prevent overshoot, ringing and other problems with transmission line effects, keep the output traces shorter than 10cm, or be sure to terminate the lines to maintain signal integrity. The LT1720 can drive DC terminations of 250Ω or more, but lower characteristic impedance traces can be used with series termination or AC termination topologies.

Hysteresis

The LT1720 includes internal hysteresis, which makes it easier to use than many other comparable speed comparators.

The input-output transfer characteristic is illustrated in Figure 2 showing the definitions of V_{OS} and V_{HYST} based upon the two measurable trip points. The hysteresis band makes the LT1720 well behaved, even with slowly moving inputs.

The exact amount of hysteresis will vary from part to part as indicated in the specifications table. The hysteresis level will also vary slightly with changes in supply voltage and common mode voltage. A key advantage of the LT1720 is the significant reduction in these effects, which is important whenever an LT1720 is used to detect a threshold crossing in one direction only. In such a case, the relevant trip point will be all that matters, and a stable




Figure 2. Hysteresis I/O Characteristics

offset voltage with an unpredictable level of hysteresis, as seen in competing comparators, is useless. The LT1720 is many times better than prior comparators in these regards. In fact, the CMRR and PSRR tests are performed by checking for changes in either trip point to the limits indicated in the specifications table. Because the offset voltage is the average of the trip points, the CMRR and PSRR of the offset voltage is therefore guaranteed to be at least as good as those limits. This more stringent test also puts a limit on the common mode and power supply dependence of the hysteresis voltage.

Additional hysteresis may be added externally. The rail-to-rail outputs of the LT1720 make this more predictable than with TTL output comparators due to the LT1720's small variability of V_{OH} (output high voltage).

To add additional hysteresis, set up positive feedback by adding additional external resistor R3 as shown in Figure 3. Resistor R3 adds a portion of the output to the threshold set by the resistor string. The LT1720 pulls the outputs to the supply rail and ground to within 200mV of the rails with




Figure 3. Additional External Hysteresis

APPLICATIONS INFORMATION

light loads, and to within 400mV with heavy loads. For the load of most circuits, a good model for the voltage on the right side of R3 is 300mV or $V_{CC} - 300\text{mV}$.

With this in mind, calculation of the resistor values needed is a two-step process. First, calculate the value of R3 based on the additional hysteresis desired, the $V_{CC} - 600\text{mV}$ output swing and the impedance of the primary bias string:

$$R3 = (R1 \parallel R2)(V_{CC} - 0.6\text{V})/(\text{additional hysteresis})$$

Additional hysteresis is the desired overall hysteresis less the internal 3.5mV hysteresis.

The second step is to recalculate R2 to set the same average threshold as before. The average threshold before was set at $V_{TH} = (V_{REF})(R1)/(R1 + R2)$. The new R2 is calculated based on the average output voltage ($V_{CC}/2$) and the simplified circuit model in Figure 4. To assure that the comparator's noninverting input is, on average, the same V_{TH} as before:

$$R2' = (V_{REF} - V_{TH})/(V_{TH}/R1 + (V_{TH} - V_{CC}/2)/R3)$$

For additional hysteresis of 10mV or less, it is not uncommon for R2' to be the same as R2 within 1% resistor tolerances.

This method will work for additional hysteresis of up to a few hundred millivolts. Beyond that, the impedance of R3 is low enough to effect the bias string, and adjustment of R1 may also be required. Note that the currents through the R1/R2 bias string should be many times the input currents of the LT1720. For 5% accuracy, the current must be at least $120\mu\text{A}$ ($6\mu\text{A } I_B \div 0.05$) more for higher accuracy.




Figure 4. Model for Additional Hysteresis Calculations

Interfacing the LT1720 to ECL

The LT1720 comparators can be used in high speed applications where Emitter-Coupled Logic (ECL) is deployed. To interface the outputs of the LT1720 to ECL logic inputs, standard TTL/CMOS to ECL level translators such as the 10H124, 10H350 and 100124 can be used. These components come at a cost of a few nanoseconds additional delay as well as supply currents of 50mA or more, and are only available in quads. A faster, simpler and lower power translator can be constructed with resistors as shown in Figure 5.

Figure 5a shows the standard TTL to Positive ECL (PECL) resistive level translator. This translator cannot be used for the LT1720, or with CMOS logic, because it depends on the 820Ω resistor to limit the output swing (V_{OH}) of the all-NPN TTL gate with its so-called totem-pole output. The LT1720 is fabricated in a complementary bipolar process and the output stage has a PNP driver that pulls the output nearly all the way to the supply rail, even when sourcing 10mA.

Figure 5b shows a three resistor level translator for interfacing the LT1720 to ECL running off the same supply rail. No pull-down on the output of the LT1720 is needed, but pull-down R3 limits the V_{IH} seen by the PECL gate. This is needed because ECL inputs have both a minimum and maximum V_{IH} specification for proper operation. Resistor values are given for both ECL interface types; in both cases it is assumed that the LT1720 operates from the same supply rail.

Figure 5c shows the case of translating to PECL from an LT1720 powered by a 3V supply rail. Again, resistor values are given for both ECL interface types. This time four resistors are needed, although with 10KH/E, R3 is not needed. In that case, the circuit resembles the standard TTL translator of Figure 5a, but the function of the new resistor, R4, is much different. R4 loads the LT1720 output when high so that the current flowing through R1 doesn't forward bias the LT1720's internal ESD clamp diode. Although this diode can handle 20mA without damage, normal operation and performance of the output stage can be impaired above $100\mu\text{A}$ of forward current. R4 prevents this with the minimum additional power dissipation.

APPLICATIONS INFORMATION

Finally, Figure 5d shows the case of driving standard, negative-rail, ECL with the LT1720. Resistor values are given for both ECL interface types and for both a 5V and 3V LT1720 supply rail. Again, a fourth resistor, R4 is needed to prevent the low state current from flowing out of the LT1720, turning on the internal ESD/substrate diodes. Not only can the output stage functionality and speed suffer, but in this case the substrate is common to the two comparators in the LT1720, so operation of the other comparator in the same package could also be affected.

Resistor R4 again prevents this with the minimum additional power dissipation.

For all the dividers shown, the output impedance is about 110Ω. This makes these fast, less than a nanosecond, with most layouts. Avoid the temptation to use speedup capacitors. Not only can they foul up the operation of the ECL gate because of overshoots, they can damage the ECL inputs, particularly during power-up of separate supply configurations.




Figure 5

APPLICATIONS INFORMATION

The level translator designs assume one gate load. Multiple gates can have significant I_{IH} loading, and the transmission line routing and termination issues also make this case difficult.

ECL, and particularly PECL, is valuable technology for high speed system design, but it must be used with care. With less than a volt of swing, the noise margins need to be evaluated carefully. Note that there is some degradation of noise margin due to the $\pm 5\%$ resistor selections shown. With 10KH/E, there is no temperature compensation of the logic levels, whereas the LT1720 and the circuits shown give levels that are stable with temperature. This will lower the noise margin over temperature. In some configurations it is possible to add compensation with diode or transistor junctions in series with the resistors of these networks.

For more information on ECL design, refer to the ECLiPS data book (DL140), the 10KH system design handbook (HB205) and PECL design (AN1406), all from Motorola.

Circuit Description

The block diagram of one comparator in the LT1720 is shown in Figure 6. There are differential inputs (+IN/-IN), an output (OUT), a single positive supply (V_{CC}) and ground (GND). The two comparators are completely independent, sharing only the power and ground pins. The circuit topology consists of a differential input stage, a gain stage with hysteresis and a complementary

common-emitter output stage. All of the internal signal paths utilize low voltage swings for high speed at low power.

The input stage topology maximizes the input dynamic range available without requiring the power, complexity and die area of two complete input stages such as are found in rail-to-rail input comparators. With a 2.7V supply, the LT1720 still has a respectable 1.6V of input common mode range. The differential input voltage range is rail-to-rail, without the large input currents found in competing devices. The input stage also features phase reversal protection to prevent false outputs when the inputs are driven below the -100mV common mode voltage limit.

The internal hysteresis is implemented by positive, nonlinear feedback around a second gain stage. Until this point, the signal path has been entirely differential. The signal path is then split into two drive signals for the upper and lower output transistors. The output transistors are connected common emitter for rail-to-rail output operation. The Schottky clamps limit the output voltages at about 300mV from the rail, not quite the 50mV or 15mV of Linear Technology's rail-to-rail amplifiers and other products. But the output of a comparator is digital, and this output stage can drive TTL or CMOS directly. It can also drive ECL, as described earlier, or analog loads as demonstrated in the applications to follow.

The bias conditions and signal swings in the output stages are designed to turn their respective output transistors off faster than on. This nearly eliminates the surge of current




Figure 6. LT1720 Block Diagram

APPLICATIONS INFORMATION

from V_{CC} to ground that occurs at transitions, keeping the power consumption low even with high output-toggle frequencies.

The load surge current is what keeps the power consumption low at high output-toggle frequencies. The frequency dependence of the supply current is shown in the Typical Performance Characteristics. Just 20pF of capacitive load on the output more than triples the frequency dependent rise. The slope of the no-load curve is just 32 μ A/MHz. With a 5V supply, this current is the equivalent of charging and discharging just 6.5pF. The slope of the 20pF load curve is 133 μ A/MHz, an addition of 101 μ A/MHz, or 20 μ A/MHz-V, units that are equivalent to picoFarads.

The LT1720 dynamic current can be estimated by adding the capacitive loading to an internal equivalent capacitance of 5pF to 15pF, multiplied by the toggle frequency and the supply voltage. Because the capacitance of routing traces can easily approach these values, the dynamic current is dominated by the load in most circuits.

Speed Limits

The LT1720 comparators are intended for high speed applications, where it is important to understand a few limitations. These limitations can roughly be divided into three categories: input speed limits, output speed limits, and internal speed limits.

There are no significant input speed limits except the shunt capacitance of the input nodes. If the 2pF typical input nodes are driven, the LT1720 will respond.

The output speed is constrained by the slew currents available from the output transistors. To maintain low power quiescent operation, the LT1720 output transistors are sized to deliver 25mA to 45mA typical slew currents. This is sufficient to drive small capacitive loads and logic gate inputs at extremely high speeds. But the slew rate will slow dramatically with heavy capacitive loads. Because the propagation delay (t_{PD}) definition ends at the time the output voltage is halfway between the supplies, the fixed slew current actually makes the LT1720 faster at 3V than 5V with 20mV of input overdrive.

Another manifestation of the output speed limits is skew, the difference between t_{PD}^+ and t_{PD}^- . The slew currents of

the LT1720 vary with the process variations of the PNP and NPN transistors, for rising edges and falling edges respectively. The typical 0.5ns skew can have either polarity, rising edge or falling edge faster. Again, the skew will increase dramatically with heavy capacitive loads.

The skews of the two comparators in a single package are correlated, but not identical. Besides some random variability, there is a small (100ps to 200ps) systematic skew due to physical parasitics of the package itself. Comparator A, whose output is adjacent to the V_{CC} pin, will have a relatively faster rising edge than comparator B. Likewise, comparator B, by virtue of an output adjacent to the ground pin will have a relatively faster falling edge. Of course, if the capacitive loads on the two comparators of a single package are not identical, the differential timing will degrade further.

The internal speed limits manifest themselves as dispersion. All comparators have some degree of dispersion, defined as a change in propagation delay versus input overdrive. The propagation delay of the LT1720 will vary with overdrive, from a typical of 4.5ns at 20mV overdrive to 7ns at 5mV overdrive (typical). The LT1720's primary source of dispersion is the hysteresis stage. As a change of polarity arrives at the gain stage, the positive feedback of the hysteresis stage subtracts from the overdrive available. Only when enough time has elapsed for a signal to propagate forward through the gain stage, backwards through the hysteresis stage and forward through the gain stage again, will the output stage receive the same level of overdrive that it would have received in the absence of hysteresis.

With 5mV of overdrive, the LT1720 is faster with a 5V supply than with a 3V supply, the opposite of what is true with 20mV overdrive. This is due to the internal speed limit, because the gain stage is faster at 5V than 3V due primarily to the reduced junction capacitances with higher reverse voltage bias.

In many applications, as shown in the following examples, there is plenty of input overdrive. Even in applications providing low levels of overdrive, the LT1720 is fast enough that the absolute dispersion of 2.5ns ($= 7 - 4.5$) is small enough to ignore.

APPLICATIONS INFORMATION

The gain and hysteresis stage of the LT1720 is simple, short and high speed to help prevent parasitic oscillations while adding minimum dispersion. This internal “self-latch” can be usefully exploited in many applications because it occurs early in the signal chain, in a low power, fully differential stage. It is therefore highly immune to disturbances from other parts of the circuit, either in the same comparator, on the supply lines or from the other comparator in the same package. Once a high speed signal trips the hysteresis, the output will respond, after a fixed propagation delay, without regard to these external influences that can cause trouble in nonhysteretic comparators.

$\pm V_{TRIP}$ Test Circuit

The input trip points test circuit uses a 1kHz triangle wave to repeatedly trip the comparator being tested. The LT1720 output is used to trigger switched capacitor sampling of the triangle wave, with a sampler for each direction. Because the triangle wave is attenuated 1000:1 and fed to the LT1720's differential input, the sampled voltages are therefore 1000 times the input trip voltages. The hysteresis and offset are computed from the trip points as shown.

Crystal Oscillators

A simple crystal oscillator using one half of an LT1720 is shown on the first page of this data sheet. The 2k-620 Ω resistor pair set a bias point at the comparator's noninverting input. The 2k-1.8k-0.1 μ F path sets the inverting input node at an appropriate DC average level based on the output. The crystal's path provides resonant positive feedback and stable oscillation occurs. Although the LT1720 will give the correct logic output when one input is outside the common mode range, additional delays may occur when it is so operated, opening the possibility of spurious operating modes. Therefore, the DC bias voltages at the inputs are set near the center of the LT1720's common mode range and the 220 Ω resistor attenuates the feedback to the noninverting input. The circuit will operate with any AT-cut crystal from 1MHz to 10MHz over a 2.7V to 6V

supply range. As the power is applied, the circuit remains off until the LT1720 bias circuits activate, at a typical V_{CC} of 2V to 2.2V (25°C), at which point the desired frequency output is generated.

The output duty cycle for this circuit is roughly 50%, but it is affected by resistor tolerances and, to a lesser extent, by comparator offsets and timings. If a 50% duty cycle is required, the circuit of Figure 7 creates a pair of complementary outputs with a forced 50% duty cycle. Crystals are narrow-band elements, so the feedback to the noninverting input is a filtered analog version of the square wave output. Changing the noninverting reference level can therefore vary the duty cycle. C1 operates as in the previous example, whereas C2 creates a complementary output by comparing the same two nodes with the opposite input polarity. A1 compares band-limited versions of the outputs and biases C1's negative input. C1's only degree of freedom to respond is variation of pulse width; hence the outputs are forced to 50% duty cycle. Again, the




Figure 7. Crystal Oscillator with Complementary Outputs and 50% Duty Cycle

APPLICATIONS INFORMATION

circuit operates from 2.7V to 6V, and the skew between the edges of the two outputs are shown in Figure 8. There is a slight duty cycle dependence on comparator loading, so equal capacitive and resistive loading should be used in critical applications. This circuit works well because of the two matched delays and rail-to-rail style outputs of the LT1720.

The circuit in Figure 9 shows a crystal oscillator circuit that generates two nonoverlapping clocks by making full use of

the two independent comparators of the LT1720. C1 oscillates as before, but with a lower reference level, C2's output will toggle at different times. The resistors set the degree of separation between the output's high pulses. With the values shown, each output has a 44% high and 56% low duty cycle, sufficient to allow 2ns between the high pulses where both are at logic low. Figure 10 shows the two outputs.

The optional A1 feedback network shown can be used to force identical output duty cycles. Because the reference level set for C2 is lower than that set for C1, the steady state




Figure 8. Timing Skew of Figure 7's Circuit




Figure 10. Nonoverlapping Outputs of Figure 9's Circuit




Figure 9. Crystal-Based Nonoverlapping 10MHz Clock Generator


APPLICATIONS INFORMATION

duty cycles will be 44% rather than 50%. Note, though, that the addition of this network only adjusts the percentage of time each output is high to be the same, which can be important in switching circuits requiring identical settling times. It cannot adjust the relative phases between the two outputs to be exactly 180° apart, because the signal at the input node driven by the crystal is not a pure sinusoid.

Timing Skews

For a number of reasons, the LT1720's superior timing specifications make it an excellent choice for applications requiring accurate differential timing skew. The two comparators in a single package are inherently well matched, with just 300ps Δt_{PD} typical. Monolithic construction keeps the delays well matched vs supply voltage and temperature. Crosstalk between the comparators, usually a disadvantage in monolithic duals, has minimal effect on the LT1720 timing due to the internal hysteresis, as described in the Speed Limits section.

The circuits of Figure 11 show basic building blocks for differential timing skews. The 2.5k resistance interacts with the 2pF typical input capacitance to create at least ± 4 ns delay, controlled by the potentiometer setting. A differential and a single-ended version are shown. In the differential configuration, the output edges can be smoothly scrolled through $\Delta t = 0$ with negligible interaction.



Fast Waveform Sampler

Figure 12 uses a diode-bridge-type switch for clean, fast waveform sampling. The diode bridge, because of its inherent symmetry, provides lower AC errors than other semiconductor-based switching technologies. This circuit features 20dB of gain, 10MHz full power bandwidth and $100\mu\text{V}/^\circ\text{C}$ baseline uncertainty. Switching delay is less than 15ns and the minimum sampling window width for full power response is 30ns.

The input waveform is presented to the diode bridge switch, the output of which feeds the LT1227 wideband amplifier. The LT1720 comparators, triggered by the sample command, generate phase-opposed outputs. These signals are level shifted by the transistors, providing complementary bipolar drive to switch the bridge. A skew compensation trim ensures bridge-drive signal simultaneity within 1ns. The AC balance corrects for parasitic capacitive bridge imbalances. A DC balance adjustment trims bridge offset.

The trim sequence involves grounding the input via 50Ω and applying a 100kHz sample command. The DC balance is adjusted for minimal bridge ON vs OFF variation at the output. The skew compensation and AC balance adjustments are then optimized for minimum AC disturbance in the output. Finally, unground the input and the circuit is ready for use.




Figure 11. Building Blocks for Timing Skew Generation with the LT1720

APPLICATIONS INFORMATION




Figure 12. Fast Waveform Sampler Using the LT1720 for Timing-Skew Compensation

Voltage Controlled Clock Flow Generator

A tuning voltage of 0V to 2V creates approximately +10ps tuning voltage. Figure 13's circuit does this by utilizing the

It is sometimes necessary to generate pairs of identical



APPLICATIONS INFORMATION

Coincidence Detector

High speed comparators are especially suited for interfacing pulse-output transducers, such as particle detectors, to logic circuitry. The matched delays of a monolithic dual are well suited for those cases where the coincidence of two pulses needs to be detected. The circuit of Figure 14 is a coincidence detector that uses an LT1720 and discrete components as a fast AND gate.

The reference level is set to 1V, an arbitrary threshold. Only when both input signals exceed this will a coincidence be detected. The Schottky diodes from the comparator outputs to the base of the MRF-501 form the AND gate, while

the other two Schottkys provide for fast turn-off. A logic AND gate could instead be used, but would add considerably more delay than the 300ps contributed by this discrete stage.

This circuit can detect coincident pulses as narrow as 2.5ns. For narrower pulses, the output will degrade gracefully, responding, but with narrow pulses that don't rise all the way to high before starting to fall. The decision delay is 4.5ns with input signals 50mV or more above the reference level. This circuit creates a TTL compatible output but it can typically drive CMOS as well.





Figure 14. A 2.5ns Coincidence Detector




SIMPLIFIED SCHEMATIC



PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

S8 Package
8-Lead Plastic Small Outline (Narrow 0.150)
 (LTC DWG # 05-08-1610)



*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

S08 0996

TYPICAL APPLICATION

Pulse Stretcher

For detecting short pulses from a single sensor, a pulse stretcher is often required. The circuit of Figure 15 acts as a one-shot, stretching the width of an incoming pulse to a consistent 100ns. Unlike a logic one-shot, this LT1720-based circuit requires only 100pV-s of stimulus to trigger.

The circuit works as follows: Comparator C1 functions as a threshold detector, whereas comparator C2 is configured as a one-shot. The first comparator is prebiased with a threshold of 8mV to overcome comparator and system offsets and establish a low output in the absence of an input signal. An input pulse sends the output of C1 high, which in turn latches C2's output high. The output of C2 is fed back to the input of the first comparator, causing regeneration and latching both outputs high. Timing capacitor C now begins charging through R and, at the end

of 100ns, C2 resets low. The output of C1 also goes low, latching both outputs low. A new pulse at the input of C1 can now restart the process. Timing capacitor C can be increased without limit for longer output pulses.

This circuit has an ultimate sensitivity of better than 14mV with 5ns to 10ns input pulses. It can even detect an avalanche generated test pulse of just 1ns duration with sensitivity better than 100mV.¹ It can detect short events better than the coincidence detector of Figure 14 because the one-shot is configured to catch just 100mV of upward movement from C1's V_{OL} , whereas the coincidence detector's 2.5ns specification is based on a full, legitimate logic high, without the help of a regenerative one-shot.

¹ See Linear Technology Application Note 47, Appendix B. This circuit can detect the output of the pulse generator described after 40dB attenuation.




Figure 15. A 1ns Pulse Stretcher

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1016	UltraFast Precision Comparator	Industry Standard 10ns Comparator
LT1116	12ns Single Supply Ground-Sensing Comparator	Single Supply Version of LT1016
LT1394	7ns, UltraFast, Single Supply Comparator	6mA Single Supply Comparator
LT1671	60ns, Low Power, Single Supply Comparator	450μA Single Supply Comparator