

## 16M (1M × 16/2M × 8) BOOT BLOCK FLASH MEMORY

## Table of Contents-

1. GENERAL DESCRIPTION	3
2. FEATURES	3
3. PRODUCT OVERVIEW	4
4. BLOCK DIAGRAM	5
Block Organization	6
5. PIN CONFIGURATION	6
6. PIN DESCRIPTION	7
7. PRINCIPLES OF OPERATION	8
Data Protection	8
8. BUS OPERATION	10
Read	10
Output Disable	10
Standby	10
Reset	10
Read Identifier Codes	11
Write	11
9. COMMAND DEFINITIONS	13
Read Array Command	14
Read Identifier Codes Command	
Read Status Register Command	15
Clear Status Register Command	
Block Erase Command	
Full Chip Erase Command	
Word/Byte Write Command	
Block Erase Suspend Command	17
Word/Byte Write Suspend Command	
Set Block and Permanent Lock-Bit Commands	
Clear Block Lock-Bits Command	
Block Locking by the #WP	19



10.	DESIGN CONSIDERATIONS	29
	Three-line Output Control	29
	RY/#BY and WSM Polling	29
	Power Supply Decoupling	29
	VPP Trace on Printed Circuit Boards	29
	VDD, VPP, #RESET Transitions	29
	Power-up/Down Protection	30
	Power Dissipation	30
	Data Protection Method	30
11.	ELECTRICAL SPECIFICATIONS	31
	Absolute Maximum Ratings*	31
	Operating Conditions	31
	Capacitance(1)	32
	AC Input/Output Test Conditions	32
	DC Characteristics	33
	AC Characteristics - Read-only Operations(1)	35
	AC Characteristics - Write Operations(1)	38
	Alternative #CE-Controlled Writes(1)	40
	Reset Operations	42
	Block Erase, Full Chip Erase, Word/Byte Write And Lock-Bit Configuration Performance(3)	43
12.	ADDITIONAL INFORMATION	44
	Block Erase Suspend and Resume Command	44
	Recommended Operating Conditions	44
13.	ORDERING INFORMATION	46
14.	PACKAGE DIMENSION	46
15.	VERSION HISTORY	47



## **1. GENERAL DESCRIPTION**

The W28J160B/T Flash memory chip is a high-density, cost-effective, nonvolatile, read/write storage device suited for a wide range of applications. It operates of VDD = 2.7V to 3.6V, with VPP of 2.7V to 3.6V or 11.7V to 12.3V. This low voltage operation capability enbales use in low power applications. The IC features a boot, parameter and main-blocked architecture, as well as low voltage and extended cycling. These features provide a highly flexible device suitable for portable terminals and personal computers. Additionally, the enhanced suspend capabilities provide an ideal solution for both code and data storage applications. For secure code storage applications, such as networking where code is either directly executed out of flash or downloaded to DRAM, the device offers four levels of protection. These are: absolute protection, enabled when VPP  $\leq$  VPPLK; selective hardware blocking; flexible software blocking; or write protection. These alternatives give designers comprehensive control over their code security needs. The device is manufactured using 0.25  $\mu$ m process technology. It comes in industry-standard packaging, a 48-lead TSOP, which makes it ideal for small real estate applications.

## 2. FEATURES

- Low Voltage Operation
  - VDD = VPP = 2.7V to 3.6V Single Voltage
- User-Configurable × 8 or × 16 Operation
- High-Performance Read Access Time
  - 90 nS (VDD = 2.7V to 3.6V)
- Operating Temperature
  - 0° C to +70° C (W28J160BT/TT90C)
  - -40° C to +85° C (W28J160BT/TT90L)
- Low Power Management
  - 2 μA (VDD = 3.0V) Typical Standby Current
  - Automatic Power Savings Mode Decreases  $I_{\mbox{\tiny CCR}}$  in Static Mode
  - 120  $\mu A$  (VDD = 3.0V, T<sub>A</sub> =+25° C, f=32kHz)Typical Read Current
- Optimized Array Blocking Architecture
  - Two 4k-word (8k-byte) Boot Blocks
  - Six 4k-word (8k-byte) Parameter Blocks
  - Thirty-one 32k-word (64k-byte) Main Blocks
  - Top or Bottom Boot Location
- Extended Cycling Capability
  - Minimum of 100,000 Block Erase Cycles

- Enhanced Automated Suspend Options
  - Word/Byte Write Suspend to Read
  - Block Erase Suspend to Word/Byte Write
  - Block Erase Suspend to Read
- Enhanced Data Protection Features
  - Complete Protection with VPP  $\leq$  VPPLK
  - Block Erase, Full Chip Erase, Word/Byte Write and Lock-Bit Configuration Lockout during Power Transitions
  - Block Locking with Command and #WP
  - Permanent Locking
- Automated Block Erase, Full Chip Erase, Low Power Management Word/Byte Write and Lock-Bit Configuration
  - Command User Interface (CUI)
  - Status Register (SR)
- SRAM-Compatible Write Interface
- Industry-Standard Packaging
  - 48-Lead TSOP
- Nonvolatile Flash Technology
- CMOS Process (P-type silicon substrate)
- Not designed or rated as radiation hardened



## **3. PRODUCT OVERVIEW**

The W28J160B/T is a high-performance 16M-bit Boot Block Flash memory IC organized as 1M-word x 16 bits or 2M-byte x 8 bits. The 1M-word/2M-byte of data is arranged in two 4k-word/8k-byte boot blocks, six 4k-word/ 8k-byte parameter blocks and thirty-one 32k-word/64k-byte main blocks. Each block is individually erasable, lockable and unlockable in-system. The memory map is shown in Figure 3.

The dedicated VPP pin gives complete data protection when VPP  $\leq$  VPPLK.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence, which has been written to the CUI, initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, full chip erase, word/byte write and lock-bit configuration operations.

A block erase operation erases one of the device's 32k-word/64k-byte blocks typically within 1.2s (3V VDD, 3V VPP) or 4k-word/8k-byte blocks typically within 0.6s (3V VDD, 3V VPP) independent of other blocks. Each block can be independently erased a minimum of 100,000 times. Block erase suspend mode allows system software to suspend block erase in order to read or write data from any other block.

Writing memory data is performed in word/byte increments of the device's 32k-word blocks, typically within 33  $\mu$ S (3V VDD, 3V VPP), 64k-byte blocks typically within 31 $\mu$ s (3V VDD, 3V VPP), 4k-word blocks typically within 36  $\mu$ S (3V VDD, 3V VPP), 8kbyte blocks typically within 32  $\mu$ S (3V VDD, 3V VPP). Word/byte write suspend mode enables the system to read data or execute code from any other flash memory array location.

To lock and unlock blocks, individual block locking uses a combination of bits, 39 block lock-bits, a permanent lock-bit and #WP pin. The block lock-bits gate block erase, full chip erase and word/byte write operations, while the permanent lock-bit gates block lock-bit modification and locked block alternation. Lock-bit configuration operations (Set Block Lock-Bit, Set Permanent Lock-Bit and Clear Block Lock-Bits commands) set and cleared lock-bits.

The status register indicates when the WSM's block erase, full chip erase, word/byte write or lock-bit configuration operation is finished.

The RY/#BY output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, as an example). Status polling, using RY/#BY, minimizes both CPU overhead and system power consumption. When low, RY/#BY indicates that the WSM is performing a block erase, full chip erase, word/byte write or lock-bit configuration. RY/#BY-high Z indicates that the WSM is ready for a new command, block erase is suspended (and word/byte write is inactive), word/byte write is suspended, or the device is in reset mode.

The access time is 90nS ( $t_{AVQV}$ ) over the operating temperature range and VDD supply voltage range of 2.7V to 3.6V.

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical ICCR current is 2  $\mu$ A (CMOS) at 3.0V VDD.

When #CE and #RESET pins are at VDD, the ICC CMOS standby mode is enabled. When the #RESET pin is at Vss, reset mode is enabled which minimizes power consumption and provides write protection. A reset time ( $t_{PHQV}$ ) is required from #RESET switching high until outputs are valid.


# Electronics Corp.

Likewise, the device has a wake time ( $t_{PHEL}$ ) from #RESET-high until writes to the CUI are recognized. With #RESET at Vss, the WSM is reset and the status register is cleared.

Overwriting a "0" to a bit already holding a data "0" may render this bit un-erasable. In order to avoid this potential "stuck bit" failure, when re-programming (changing data from "1" to "0") the following should be followed:

- Program "0" for the bit in which you want to change data from "1" to "0".
- Program "1" for the bit which is already holding a data "0". (Note: Since only an erase process can change the data from "0" to "1", programming "1" to a bit holding a data "0" will not change the data).

For example, changing data from "10111101" to "10111100" requires "11111110" programming.



## 4. BLOCK DIAGRAM

Figure 1. Block Diagram

# Electronics Corp.


### Block Organization

This device features an asymmetrically-blocked architecture that enables system integration of code and data in a single chip. Each block can be erased independently of the others up to 100,000 times. For the address locations of the blocks, refer to the memory map in Figure 3.

**Boot Blocks**: The boot block is intended to replace a dedicated boot PROM in a microprocessor or microcontroller-based system. The boot block size is 4k words, and it features hardware controllable write protection to protect the crucial microprocessor boot code from accidental modification. The protection of the boot block is controlled using a combination of the VPP, #RESET, #WP pins and block lock-bit.

**Parameter Blocks**: The boot block architecture includes parameter blocks to facilitate storage of frequently updated small parameters that would normally require an EEPROM. By using software techniques, the word-rewrite functionality of EEPROMs can be emulated. Each boot block component contains six parameter blocks of 4k words each. The protection of the parameter block is controlled using a combination of the VPP, #RESET and block lock-bit.

**Main Blocks**: The remainder of the memory is divided into main blocks for data or code storage. Each 16M-bit device contains thirty-one 32k word blocks. The protection of the main block is controlled using a combination of the VPP, #RESET and block lock-bit.



## 5. PIN CONFIGURATION

Figure 2. TSOP 48-Lead Pinout



## 6. PIN DESCRIPTION

SYMBOL	TYPE	NAME AND FUNCTION
A – 1 A0 – A19	INPUT	ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses are internally latched during a write cycle. A-1: Lower address input while #BYTE is VIL. A-1 pin changes DQ15 pin while #BYTE is <sub>VIH</sub> . A15 – A19: Main Block Address. A12 – A19: Boot and Parameter Block Address.
DQ0 - DQ15	INPUT/ OUTPUT	<b>DATA INPUT/OUTPUTS</b> : Inputs data and commands during CUI write cycles; outputs data during memory array, status register and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a pin write cycle. DQ8-DQ15 pins are not used while byte mode (#BYTE= VIL). Then, DQ15 changes A-1address input.
#CE	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. #CE-high deselects the device and reduces power consumption to standby levels.
#RESET	INPUT	<b>RESET</b> : Resets the device internal automation. #RESET-high enables normal operation. When driven low, #RESET inhibits write operations which provides data protection during power transitions. Exiting from reset mode sets the device to read array mode. #RESET must be VIL during power-up.
#OE	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
#WE	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the #WE pulse.
#WP	INPUT	WRITE PROTECT: When #WP is VIL, boot blocks cannot be written or erased. When #WP is VIH, locked boot blocks can not be written or erased. #WP is not affected parameter and main blocks.
#BYTE	INPUT	<b>BYTE ENABLE</b> : #BYTE VIL places the device in byte mode ( $\times$ 8), all data is then input or output on DQ0-7, and DQ8-15 float. #BYTE <sub>VIH</sub> places the device in word mode ( $\times$ 16), and turns off the A-1 input buffer.
RY/#BY	OPEN DRAIN OUTPUT	<b>READY/BUSY#:</b> Indicates the status of the internal WSM. When low, the WSM is performing an internal operation (block erase, full chip erase, word/byte write or lock-bit configuration). RY/#BY-high Z indicates that the WSM is ready for new commands, block erase is suspended, and word/byte write is inactive, word/byte write is suspended, or the device is in reset mode.
Vpp	SUPPLY	<b>BLOCK ERASE, FULL CHIP ERASE, WORD/BYTE WRITE OR LOCK-BIT</b> <b>CONFIGURATION POWER SUPPLY</b> : For erasing array blocks, writing words/bytes or configuring lock-bits. With VPP $\leq$ VPPLK, memory contents cannot be altered. Block erase, full chip erase, word/byte write and lock-bit configuration with an invalid VPP (see DC Characteristics) produce spurious results and should not be attempted. Applying 12V $\pm$ 0.3V to VPP during erase/write can only be done for a maximum of 1000 cycles on each block. VPP may be connected to 12V $\pm$ 0.3V for a total of 80 hours maximum.
Vdd	SUPPLY	<b>DEVICE POWER SUPPLY</b> : Do not float any power pins. With $VDD \le V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{DD}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
Vss	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internal connected; it may be driven or floated.

Table 1



## 7. PRINCIPLES OF OPERATION

The W28J160B/T flash memory includes an on-chip WSM to manage block erase, full chip erase, word/byte write and lock-bit configuration functions. It allows for 100 percent TTL-level control inputs, fixed power supplies during block erase, full chip erase, word/byte write and lock-bit configuration, and minimal processor overhead with RAM-like interface timings.

After the initial device power-up or return from reset mode (refer to the Bus Operations subsection), the device defaults to read array mode. Manipulating the external memory control pins allows for array read, standby and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the VPP voltage. High voltage on VPP enables successful block erase, full chip erase, word/byte write and lock-bit configurations. All functions associated with altering memory contents (block erase, full chip erase, word/byte write, lock-bit configuration, status and identifier codes) are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase, full chip erase, word/byte write and lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification and margining of data. Addresses and data are internally latched during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, or outputs status register data.

Interface software that initiates and polls the progress of block erase, full chip erase, word/byte write and lock-bit configuration can be stored in any block. During flash memory updates, this code is copied to, and executed from, system RAM. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspend. Word/byte write suspend allows system software to suspend a word/byte write to read data from any other flash memory array location.

### **Data Protection**

When VPP ≤ VPPLK, memory contents cannot be altered. The CUI, with two-step block erase, full chip erase, word/byte write or lock-bit configuration command sequences, provides protection from unwanted operations even when high voltage is applied to VPP. All write functions are disabled when VDD is below the write lockout voltage VLKO or when #RESET is at VIL. The device's block locking capability provides additional protection from inadvertent code or data alteration by gating block erase, full chip erase and word/byte write operations.

Reference Table 5 for write protection alternatives.



9-A0]	Top Boot	[A19-A1]	[A19-A0] FFFFF	Bottom Boot	[A19-A
FFFFF FF000	4KW/8KB Boot Block 0	1FE000 1FDFFF	F8000 F7FFF	32KW/64KB Main Block 30	1F0000
EFFF –	4KW/8KB Boot Block 1	1FC000	F0000	32KW/64KB Main Block 29	1EFFFF 1E0000
DFFF	4KW/8KB Parameter Block 0	1FBFFF 1FA000	EFFFF E8000	32KW/64KB Main Block 28	- 1DFFFF 1D0000
CFFF	4KW/8KB Parameter Block 1	1F9FFF 1F8000	E7FFF E0000	32KW/64KB Main Block 27	- 1CFFFF 1C0000
BFFF -	4KW/8KB Parameter Block 2	1F7FFF 1F6000	DFFFF D8000	32KW/64KB Main Block 26	1BFFFF 1B0000
AFFF -		1F5FFF 1F4000	D7FFF		1AFFFF
9FFF -	4KW/8KB Parameter Block 3	1F3FFF 1F2000	D0000 CFFFF	32KW/64KB Main Block 25	1A0000 
9000 8FFF —	4KW/8KB Parameter Block 4	IF1FFF	C8000 C7FFF	32KW/64KB Main Block 24	190000 18FFFF
8000 7FFF	4KW/8KB Parameter Block 5	1F0000 — 1EFFFF	C0000 BFFFF	32KW/64KB Main Block 23	180000 17FFFF
FFFF	32KW/64KB Main Block 0	1E0000 1DFFFF	B8000 B7FFF	32KW/64KB Main Block 22	170000 16FFFF
8000 7FFF	32KW/64KB Main Block 1	1D0000 1CFFFF	B0000 AFFFF	32KW/64KB Main Block 21	160000 15FFFF
0000	32KW/64KB Main Block 2	1C0000 1BEEEE	A8000	32KW/64KB Main Block 20	150000
DFFFF	32KW/64KB Main Block 3	1B0000 1AFFFF	A7FFF A0000	32KW/64KB Main Block 19	14FFFF 140000
D0000	32KW/64KB Main Block 4	1A0000	9FFFF 98000	32KW/64KB Main Block 18	13FFFF 130000
CFFFF	32KW/64KB Main Block 5	- 19FFFF 190000	97FFF 90000	32KW/64KB Main Block 17	12FFFF 120000
27FFF	32KW/64KB Main Block 6	18FFFF 180000	8FFFF 88000	32KW/64KB Main Block 16	11FFFF 110000
BFFFF B8000	32KW/64KB Main Block 7	17FFFF 170000	87FFF 80000	32KW/64KB Main Block 15	10FFFF 100000
37FFF	32KW/64KB Main Block 8	16FFFF 160000	7FFFF	32KW/64KB Main Block 14	0FFFFF
AFFFF	32KW/64KB Main Block 9	15FFFF 150000	78000 77FFF	32KW/64KB Main Block 13	0F0000 0EFFFF
48000 47FFF	32KW/64KB Main Block 10	14FFFF 140000	70000 6FFFF		0E0000 0DFFFF
N0000		13FFFF	68000 67FFF	32KW/64KB Main Block 12	0D0000 0CFFFF
98000 97FFF	32KW/64KB Main Block 11	130000 12FFFF	60000 5FFFF	32KW/64KB Main Block 11	0C0000 0BFFFF
90000 BFFFF	32KW/64KB Main Block 12	120000 11FFFF	58000 57FFF	32KW/64KB Main Block 10	0B0000 0AFFFF
38000 37FFF	32KW/64KB Main Block 13	110000 10FFFF	50000	32KW/64KB Main Block 9	0A0000
30000 7FFFF	32KW/64KB Main Block 14	100000 0FFFFF	4FFFF 48000	32KW/64KB Main Block 8	09FFFF 090000
78000 77FFF	32KW/64KB Main Block 15		47FFF 40000	32KW/64KB Main Block 7	08FFFF 080000
70000	32KW/64KB Main Block 16	0E0000	3FFFF 38000	32KW/64KB Main Block 6	07FFFF 070000
SFFFF 88000	32KW/64KB Main Block 17	ODEFFF 0D0000	37FFF 30000	32KW/64KB Main Block 5	06FFFF 060000
67FFF 60000	32KW/64KB Main Block 18	0CFFFF 0C0000	2FFFF 28000	32KW/64KB Main Block 4	05FFFF 050000
5FFFF 58000	32KW/64KB Main Block 19	0BFFFF 0B0000	27FFF 20000	32KW/64KB Main Block 3	04FFFF 040000
57FFF 50000	32KW/64KB Main Block 20	0AFFFF 0A0000	1FFFF	32KW/64KB Main Block 2	03FFFF
1FFFF 18000	32KW/64KB Main Block 21	09FFFF 090000	18000	32KW/64KB Main Block 1	030000 02FFFF
17FFF 10000	32KW/64KB Main Block 22	08FFFF 080000	10000	32KW/64KB Main Block 0	020000 01FFFF
8FFFF 88000	32KW/64KB Main Block 23	07FFFF 070000	08000 07FFF	4KW/8KB Parameter Block 5	010000 00FFFF
37FFF 30000	32KW/64KB Main Block 24	06FFFF	07000	4KW/8KB Parameter Block 4	00E000 00DFFF
2FFFF	32KW/64KB Main Block 25	060000 05FFFF	06000	4KW/8KB Parameter Block 3	00C000 00BFFF
28000 27FFF	32KW/64KB Main Block 26	050000 04FFFF	05000		00A000
20000 1FFFF		040000 03FFFF	04FFF 04000	4KW/8KB Parameter Block 2	009FFF 008000
18000 17FFF	32KW/64KB Main Block 27	030000 02FFFF	03FFF 03000	4KW/8KB Parameter Block 1	007000
10000 DFFFF	32KW/64KB Main Block 28	020000 01FFFF	02FFF 02000	4KW/8KB Parameter Block 0	005FFF 004000
08000 07FFF	32KW/64KB Main Block 29		01FFF 01000	4KW/8KB Boot Block 1	003FFF 002000
00000	32KW/64KB Main Block 30	000000	00FFF 00000	4KW/8KB Boot Block 0	001FFF

Figure 3. Memory Map



## 8. BUS OPERATION

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

### Read

Information can be read from any block, identifier codes or status register independent of the VPP voltage. #RESET can be at VIH.

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes or Read Status Register) to the CUI. Upon initial device power-up, or after exit from reset mode, the device automatically resets to read array mode. Six control pins dictate the data flow in and out of the component: #CE, #OE, #BYTE, #WE, #RESET and #WP. #CE and #OE must be driven active to obtain data at the outputs. #CE is the device selection control, and when active enables the selected memory device. #OE is the data output (DQ0 – DQ15) control and when active drives the selected memory data onto the I/O bus. #BYTE is the device I/O interface mode control. #WE must be at VIH, #RESET must be at VIH, and #BYTE and #WP must be at VIL or VIH. Figures 14 and 15 illustrates read cycle.

#### **Output Disable**

With #OE at a logic-high level (VIH), the device outputs are disabled. Output pins (DQ0 – DQ15) are placed in a high-impedance state.

#### Standby

Setting #CE to a logic-high level (VIH) deselects the device and places it in standby mode, which substantially reduces device power consumption. DQ0 - DQ15 outputs are placed in a high impedance state independent of #OE. If deselected during block erase, full chip erase, word/byte write or lock-bit configuration, the device continues functioning, and it continues to consume active power until the operation is completed.

### Reset

Setting #RESET to VIL initiates the reset mode.

In read modes, setting #RESET at VIL deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. #RESET must be held low for a minimum of 100 nS. A delay ( $t_{PHQV}$ ) is required after return from reset until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode status register is set to 80H, and all blocks are locked.

During block erase, full chip erase, word/byte write or lock-bit configuration modes, #RESET at VIL will abort the operation. RY/#BY remains low until the reset operation is complete. Memory contents at the aborted location are no longer valid since the data may be partially erased or written. A delay ( $t_{PHWL}$ ) is required after #RESET goes to logic-high (VIH) before another command can be written.

As with any automated device, it is important to assert #RESET during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, full chip erase, word/byte write or lockbit configuration modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data.



Winbond's flash memory solutions allow proper CPU initialization following a system reset through the use of the #RESET input. In this application, #RESET is controlled by the same #RESET signal that resets the system CPU.

### Read Identifier Codes

The read identifier codes operation outputs the manufacturer code, device code, block lock configuration codes for each block and the permanent lock configuration code (see Figure 4). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms. The block lock and permanent lock configuration codes identify locked and unlocked blocks and permanent lock-bit setting.

#### Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When VDD = 2.7V to 3.6V and VPP = VPPH1/2, the CUI additionally controls block erase, full chip erase, word/byte write and lock-bit configuration.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Full Chip Erase command requires appropriate command data and an address within the device. The Word/Byte Write command requires the command and address of the location to be written. Set Permanent and Block Lock-Bit commands require the command and address within the device (Permanent Lock) or block within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. A write occurs when #WE and #CE are active (low). The address and data needed to execute a command are latched on the rising edge of #WE or #CE, whichever occurs first. Standard microprocessor write timings are used.

Figures 16 and 17 illustrate the #WE and #CE controlled write operations.



[A19-A0]	Top Boot	[A19
FFFFF FF003	Reserved for Future Implementation	F
FF002 FF001	Boot Block 0 Lock Configuration Code Reserved for Future Implementation	I I I
FF000 FEFFF FE003	Boot Block0 Reserved for Future Implementation	i (
FE002 FE001	Boot Block 1 Lock Configuration Code Reserved for Future Implementation Boot Block 1	(
FE000 FDFFF FD003	Reserved for Future Implementation	(
FD003 FD002 FD001	Parameter Block 0 Lock Configuration Code Reserved for Future Implementation	(
FD000 FCFFF	Parameter Block0 (Parameter Blocks 1 through 4)	(
F9000 F8FFF F8003	Reserved for Future Implementation	(
F8002 F8001 F8000	Parameter Block 5 Lock Configuration Code Reserved for Future Implementation Parameter Block5	
F7FFF F0003	Reserved for Future Implementation	
F0002 F0001 F0000	Main Block 0 Lock Configuration Code Reserved for Future Implementation Mani Block0	(
EFFFF 08000	(Main Blocks 1 through 29)	
07FFF 00004	Reserved for Future Implementation	
00003	Permanent Lock Configuration Code	
00002 00001	Main Block 30 Lock Configuration Code	
00000	Manufacturer Code Mani Block 30	

(19-A0]	Bottom Boot						
FFFFF F8003	Reserved for Future Implementation						
F8003 F8002 F8001	Main Block 30 Lock Configuration Code						
F8000 F7FFF	(Main Blocks 1 through 29)						
10000 0FFFF	(						
08003	Reserved for Future Implementation						
08002 08001	Main Block 0 Lock Configuration Code						
08000 07FFF	Mani Block0						
07003	Reserved for Future Implementation						
07002 07001	Parameter Block 5 Lock Configuration Code						
07000 06FFF	Reserved for Future Implementation Parameter Block5						
03000	(Parameter Blocks 1 through 4)						
02FFF	Reserved for Future Implementation						
02003 02002 02001	Parameter Block 0 Lock Configuration Code						
02001 02000 01FFF	Reserved for Future Implementation Parameter Block0						
01111	Reserved for Future Implementation						
01003	Boot Block 1 Lock Configuration Code						
01002 01001							
01000 00FFF	Reserved for Future Implementation Boot Block1						
00004	Reserved for Future Implementation						
00003	Permanent Lock Configuration Code						
00002	Boot Block 0 Lock Configuration Code						
00001	Device Code						
00000	Manufacturer Code Boot Block 0						

\* Address A-1 don't care.

Figure 4. Device Identifier Code Memory Map

### **Winbond** Electronics Corp.

## 9. COMMAND DEFINITIONS

When VPP ≤ VPPLK, read operations from the status register, identifier codes, or blocks are enabled. Setting VPPH1/2 = VPP enables successful block erase, full chip erase, word/byte write and lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. Table 3 defines these commands.

Mode	#RESET	#CE	#OE	#WE	Address	VPP	DQ0 – 15	RY/#BY(3)
Read (note 8)	Vін	VIL	VIL	Vін	Х	Х	DOUT	Х
Output Disable	Vін	VIL	Vін	Vін	Х	Х	High Z	Х
Standby	Vін	Vін	Х	Х	Х	Х	High Z	Х
Reset (note 4)	VIL	Х	Х	Х	Х	Х	High Z	High Z
Read Identifier Codes (note 8)	Vін	VIL	VIL	Vін	See Figure 4	х	Note 5	High Z
Write (note 6,7,8)	Vін	VIL	Vін	VIL	х	Х	DIN	Х

#### Table 2.1. Bus Operations (#BYTE = VIH) (note 1, 2)

### Table 2.2. Bus Operations (#BYTE = VIL) (note 1, 2)

Mode	#RESET	#CE	#OE	#WE	Address	Vpp	DQ0 – 15	RY/#BY(3)
Read (note 8)	Vін	VIL	VIL	Vін	Х	Х	DOUT	Х
Output Disable	Vін	VIL	Vін	Vін	Х	Х	High Z	Х
Standby	Vін	Vін	Х	Х	Х	Х	High Z	Х
Reset (note 4)	VIL	Х	Х	Х	Х	Х	High Z	High Z
Read Identifier Codes (note 8)	Vін	VIL	VIL	Vін	See Figure 4	х	Note 5	High Z
Write (note 6,7,8)	Vih	VIL	Vін	VIL	Х	Х	DIN	Х

#### Notes:

1. Refer to DC Characteristics. When  $VPP \leq VPPLK$ , memory contents can be read, but not altered.

2. X can be VIL or VIH for control pins and addresses, and VPPLK or VPPH1/2 for VPP. See DC Characteristics for VPPLK voltages.

3. RY/#BY is VoL when the WSM is executing internal block erase, full chip erase, word/byte write or lock-bit configuration algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with word/byte write inactive), word/byte write suspend mode or reset mode.

- 4. #RESET at Vss  $\pm 0.2V$  ensures the lowest power consumption.
- 5. See Read Identifier Codes Command section for details.
- 6. Command writes involving block erase, full chip erase, word/byte write or lock-bit configuration are reliably executed when VPP = VPPH1/2 and VDD = 2.7V to 3.6V.
- 7. Refer to Table 3 for valid DIN during a write operation.
- 8. Never hold #OE low and #WE low at the same timing.



#### Table 3. Command Definitions(10)

	BUS	FIRS	T BUS CY	′CLE	SECOND BUS CYCLE		
COMMAND	CYCLES REQ'D.	Oper(1)	Addr(2)	Data(3)	Oper(1)	Addr(2)	Data(3)
Read Array/Reset	1	Write	Х	FFH			
Read Identifier Codes	≥2 (note 4)	Write	Х	90H	Read	IA	ID
Read Status Register	2	Write	Х	70H	Read	Х	SRD
Clear Status Register	1	Write	Х	50H			
Block Erase	2 (note 5)	Write	Х	20H	Write	BA	D0H
Full Chip Erase	2	Write	Х	30H	Write	Х	D0H
Word/Byte Write	2 (note5, 6)	Write	Х	40H or 10H	Write	WA	WD
Block Erase and Word/Byte Write Suspend	1 (note 5)	Write	х	B0H			
Block Erase and Word/Byte Write Resume	1 (note 5)	Write	х	D0H			
Set Block Lock-Bit	2 (note 8)	Write	Х	60H	Write	BA	01H
Clear Block Lock-Bits	2 (note 7, 8)	Write	Х	60H	Write	Х	D0H
Set Permanent Lock-Bit	2 (note 9)	Write	Х	60H	Write	Х	F1H

#### Notes:

- 1. BUS operations are defined in Table 2.1 and Table 2.2.
- 2. X = Any valid address within the device.
  - IA = Identifier Code Address: see Figure 4.
  - BA = Address within the block being erased.
  - WA = Address of memory location to be written.
- SRD = Data read from status register. See Table 6 for a description of the status register bits.
   WD = Data to be written at location WA. Data is latched on the rising edge of #WE or #CE (whichever goes high first).
   ID = Data read from identifier codes.
- 4. Following the Read Identifier Codes command, read operations access manufacturer, device, block lock configuration and permanent lock configuration codes. See Read Identifier Codes Command section for details.
- 5. If #WP is VIL, boot blocks are locked without block lock-bits state. If #WP is VIH, boot blocks are locked by block lockbits. The parameter and main blocks are locked by block lock-bits without #WP state.
- 6. Either 40H or 10H are recognized by the WSM as the word/byte write setup.
- 7. The clear block lock-bits operation simultaneously clears all block lock-bits.
- 8. If the permanent lock-bit is set, Set Block Lock-Bit and Clear Block Lock-Bits commands can not be done.
- 9. Once the permanent lock-bit is set, permanent lock-bit reset is unable.
- 10. Commands other than those shown above are reserved by Winbond for future device implementations and should not be used.

#### Read Array Command

Subsequent to initial device power-up and after exiting the reset mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, full chip erase, word/byte write or lock-bit configuration the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase



Suspend or Word/Byte Write Suspend command. The Read Array command functions independently of the VPP voltage and #RESET can be VIH.

### Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses, shown in Figure 4, retrieve the manufacturer, device, block lock configuration and permanent lock configuration codes (see Table 4 for identifier code values). To terminate this operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the VPP voltage and #RESET can be VIH. Following the Read Identifier Codes command, the following information can be read:

#### Table 4. Identifier Codes

	DE	ADDRESS <sup>(2)</sup>	DATA <sup>(3)</sup>
	UE	[A19 – A0]	[DQ7 – DQ0]
Manufacture Cod	e	00000H	B0H
Device Code	Top Boot	00001H	E8H
Device Code	Bottom Boot	0000111	E9H
Block Lock Config	Block Lock Configuration		
Block is Unloc	ked	BA(1)+2	DQ0 = 0
Block is Locke	ed	BA(*)+2	DQ0 = 1
<ul> <li>Reserved for</li> </ul>	Future Use		DQ1 - 7
Permanent Lock	Configuration		
Device is Unlocked		00003H	DQ0 = 0
Device is Locked ed			DQ0 = 1
<ul> <li>Reserved for</li> </ul>	Future Use		DQ1 - 7

Notes:

1. BA selects the specific block lock configuration code to be read. See Figure 4 for the device identifier code memory map.

2. A-1 don't care in byte mode.

3. DQ15-DQ8 outputs 00H in word mode.

## **Read Status Register Command**

The status register may be read to determine when a block erase, full chip erase, word/byte write or lock-bit configuration is complete and whether an operation was successfully completed. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of #OE or #CE, whichever occurs last. #OE or #CE must toggle to VIH before further reads to update the status register latch. The Read Status Register command functions independently of the VPP voltage. #RESET can be VIH.

# Electronics Corp.

### **Clear Status Register Command**

Status register bits SR.5, SR.4, SR.3 or SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (refer to Table 6). By allowing system software to reset these bits, several operations (such as cumulatively erasing multiple blocks or writing several words/bytes in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied VPP voltage. #RESET can be VIH. This command is not functional during block erase or word/byte write suspend modes.

### Block Erase Command

Erase is executed, one block at a time, and initiated by a two-cycle command. A block erase setup is first written, followed by a block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFFFH/FFH). Block preconditioning, erase, and verify are all handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs the status register data when read (refer to Figure 5). The CPU can detect block erase completion by analyzing the output data of the RY/#BY pin or status register bit SR.7.

When the block erase function is complete, the status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence for set-up, followed by execution, ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Additionally, reliable block erasure can only occur when  $V_{DD}$  = 2.7V to 3.6V and VPP = VPPH1/2. In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while VPP  $\leq$  VPPLK, SR.3 and SR.5 will be set to "1". Successful block erase for boot blocks requires that #WP = VIH and the corresponding block lock-bit be cleared. In parameter and main blocks cases, it must be cleared via the corresponding block lock-bit. If block erase is attempted when the excepting above conditions, SR.1 and SR.5 will be set to "1".

## Full Chip Erase Command

This command followed by a confirm command erases all of the unlocked blocks. A full chip erase setup (30H) is first written, followed by a full chip erase confirm (D0H). After a confirm command is written, the device erases the all unlocked blocks, block-by-block. This command sequence requires appropriate sequencing. Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle full chip erase sequence is written, the device automatically outputs status register data when can be read (refer to Figure 6). The CPU can detect full chip erase completion by analyzing the output data of the RY/#BY pin or status register bit SR.7.

When full chip erase is completed, status register bit SR.5 should be checked. If erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued. If an error is detected on a block during full chip erase operation, WSM stops erasing. Full chip erase operation starts from the lower address block and finishes the higher address block. Full chip erase cannot be suspended.



This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Full Chip Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable full chip erasure can only occur when VDD = 2.7V to 3.6V and VPP = VPPH1/2. In the absence of this high voltage, block contents are protected against erasure. If full chip erase is attempted while VPP  $\leq$  VPPLK, SR.3 and SR.5 will be set to "1". Successful full chip erase requires for boot blocks that #WP = VIH and that the corresponding block lock-bit be cleared. In parameter and main blocks case, it must clear the corresponding block lock-bit. If all blocks are locked, SR.1 and SR.5 will be set to "1".

### Word/Byte Write Command

Word/Byte write is executed by a two-cycle command sequence. Word/Byte write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of #WE). The WSM then takes over, controlling the word/byte write and write verify algorithms internally. After the word/byte write sequence is written, the device automatically outputs status register data when read (see Figure 7). The CPU can detect the completion of the word/byte write event by analyzing the RY/#BY pin or status register bit SR.7.

When word/byte write is complete, status register bit SR.4 should be checked. If a word/byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word/byte writes can only occur when VDD = 2.7V to 3.6V and VPP = VPPH1/2. In the absence of this high voltage, memory contents are protected against word/byte writes. If word/byte write is attempted while VPP  $\leq$  VPPLK, status register bits SR.3 and SR.4 will be set to "1". Successful word/byte write for boot blocks requires that #WP = VIH and the corresponding block lock-bit be cleared. In parameter and main blocks case, the corresponding block lock-bit must be cleared. If word/byte write is attempted under these conditions, SR.1 and SR.4 will be set to "1".

## Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read or word/byte write data in another block of memory. Once the block erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data that must be read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/#BY will also transition to High Z. The period  $t_{WHRZ2}$  defines the block erase suspend latency.

When Block Erase Suspend command writes to the CUI, if block erase is finished, the device is placed in read array mode. Therefore, after Block Erase Suspend command writes to the CUI, Read Status Register command (70H) has to write to CUI, and then status register bit SR.6 should be checked to confirm that the device is in suspend mode. At this point, a Read Array command can be written to read data from blocks other than that which is suspended.

To program data in other blocks, a Word/Byte Write command sequence can also be issued during erase suspend. Using the Word/Byte Write Suspend command (reference the Word/Byte Write Suspend Command subsection), a word/byte write operation can also be suspended. During a word/byte write operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/#BY output will transition to VoL. However, SR.6 will remain "1" to indicate block erase suspend status.



The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/#BY will return to VoL. After the Erase Resume command is written, the device automatically outputs status register data when read (refer to Figure 8). VPP must remain at VPPH1/2 (the same VPP level used for block erase) while block erase is suspended. #RESET must also remain at VIH. #WP must also remain at VIL or VIH (the same #WP level used for block erase). Block erase cannot resume until word/byte write operations initiated during block erase suspend have completed.

If the time from Block Erase Resume command write to the CUI till Block Erase Suspend command write to the CUI is short, it can be repeated. In addition, erase time be prolonged.

### Word/Byte Write Suspend Command

The Word/Byte Write Suspend command allows word/byte write interruption to read data in other flash memory locations. Once the word/byte write process starts, sending the Word/Byte Write Suspend command causes the WSM to suspend the Word/Byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Word/Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the word/byte write operation has been suspended (both will be set to "1"). RY/#BY will also transition to High Z. The period t<sub>WHRZ1</sub> defines the word/byte write suspend latency parameters.

When Word/Byte Write Suspend command writes to the CUI, the device is placed in read array mode if word/byte write is finished. Therefore, after Word/Byte Write Suspend command writes to the CUI, the Read Status Register command (70H) has to write to CUI, then status register bit SR.2 should be checked to confirm the device is in suspend mode.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while word/byte write is suspended are Read Status Register and Word/Byte Write Resume. After Word/Byte Write Resume command is written to the flash memory, the WSM will continue the word/byte write process. Status register bits SR.2 and SR.7 will automatically clear and RY/#BY will return to VoL. After the Word/Byte Write Resume command is written, the device automatically outputs status register data when read (reference Figure 9). VPP must remain at VPPH1/2 (the same VPP level used for word/byte write) while in word/byte write suspend mode. #RESET must also remain at VIH. #WP must also remain at VIH or VOL (the same #WP level used for word/byte write).

If the period from Word/Byte Write Resume command write to Word/Byte Write Suspend command write is too short, it can be repeated, and the write time will be prolonged.

### Set Block and Permanent Lock-Bit Commands

A flexible block locking and unlocking scheme is enabled via a combination of block lock-bits, a permanent lock-bit and #WP pin. The block lock-bits and #WP pin gates program and erase operations while the permanent lock-bit gates block-lock bit modification. With the permanent lock-bit not set, individual block lock-bits can be set via the Set Block Lock-Bit command. The Set Permanent Lock-Bit command sets the permanent lock-bit. After the permanent lock-bit is set, block lock-bits and locked block contents cannot be altered. Refer to Table 5 for a summary of hardware and software write protection options.

Set block lock-bit and permanent lock-bit are executed via a two-cycle command sequence. The set block or permanent lock-bit setup, along with appropriate block or device address, is written followed by either the set block lock-bit confirm (and an address within the block to be locked) or the set permanent lock-bit confirm (and any device address). The WSM then executes the set lock-bit



algorithm. After the sequence is written, the device automatically outputs status register data when read (reference Figure 10). The CPU can detect the completion of the set lock-bit event by analyzing the RY/#BY pin output or status register bit SR.7.

When the set lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up, followed by execution, ensures that lock-bits are not accidentally set. An invalid Set Block or Permanent Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when VDD = 2.7V to 3.6V and VPP = VPPH1/2. In the absence of this high voltage, lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires that the permanent lock-bit be cleared. If it is attempted with the permanent lock-bit set, SR.1 and SR.4 will be set to "1" and the operation will fail.

#### **Clear Block Lock-Bits Command**

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. If the permanent lock-bit is not set, block lock-bits can be cleared using only the Clear Block Lock-Bits command. If the permanent lock-bit is set, block lock-bits cannot be cleared. Refer to Table 5 for a summary of hardware and software write protection options.

Clear block lock-bits operation is executed by a two-cycle command sequence. A clear block lock-bits setup is first written. After the command is written, the device automatically outputs status register data when read (refer to Figure 11). The CPU can detect completion of the clear block lock-bits event by reading the RY/#BY Pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bit error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur when VDD = 2.7V to 3.6V and VPP = VPPH1/2. If a clear block lock-bits operation is attempted while VPP  $\leq$  VPPLK, SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bits content are protected against alteration. A successful clear block lock-bits operation requires that the permanent lock-bit is not set. If it is attempted with the permanent lock-bit set, SR.1 and SR.5 will be set to "1" and the operation will fail.

If a clear block lock-bits operation is aborted due to VPP or VDD transitioning out of valid range or #RESET is toggled, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values. Once the permanent lock-bit is set, it cannot be cleared.

### Block Locking by the #WP

This Boot Block Flash memory architecture features two hardware-lockable boot blocks so that the kernel code for the system can be kept secure while other blocks are programmed or erased as necessary.



The lockable two boot blocks are locked when #WP = VIL; any program or erase operation to a locked block will result in an error, which will be reflected in the status register. For top configuration, the top two boot blocks are lockable. For the bottom configuration, the bottom two boot blocks are lockable. If #WP is VIH and block lock-bit is not set, boot block can be programmed or erased normally (unless VPP is below VPPLK). The #WP is valid only for two boot blocks, other blocks are not affected.

OPERATION	Vpp	#RESET	Permanent Lock-Bit	Block Lock-bit	#WP	EFFECT
	$\leq$ VPPLK	Х	Х	Х	Х	All Blocks Locked.
		VIL	Х	Х	Х	All Blocks Locked.
					VIL	2 Boot Blocks Locked.
Block Erase or Word/Byte Write	> Vpplk			0	Vін	Block Erase and Word/Byte Write Enabled.
White		Viн	Х	1	VIL	Block Erase and Word/Byte Write Disabled.
				I	Vih	Block Erase and Word/Byte Write Disabled.
	$\leq$ VPPLK	Х	Х	Х	Х	All Blocks Locked.
	> V <sub>PPLK</sub>	VIL	Х	Х	Х	All Blocks Locked.
Full Chip Erase		Vін	x	х	VIL	All Unlocked Blocks are Erased. 2 Boot Blocks and Locked Blocks are NOT Erased.
					Vін	All Unlocked Blocks are Erased. Locked Blocks are NOT Erased.
	$\leq$ VPPLK	Х	Х	Х	Х	Set Block Lock-Bit Disabled.
Set Block		VIL	Х	Х	Х	Set Block Lock-Bit Disabled.
Lock-Bit	> VPPLK	Vін	0	Х	Х	Set Block Lock-Bit Enabled.
		VIH	1	Х	Х	Set Block Lock-Bit Disabled.
	$\leq$ VPPLK	Х	Х	Х	Х	Clear Block Lock-Bits Disabled.
Clear Block		VIL	Х	Х	Х	Clear Block Lock-Bits Disabled.
Lock-Bits	> VPPLK	Vін	0	Х	Х	Clear Block Lock-Bits Enabled.
		VIH	1	Х	Х	Clear Block Lock-Bits Disabled.
	$\leq$ VPPLK	Х	Х	Х	Х	Set Permanent Lock-Bit Disabled.
Set Permanent Lock-Bit	> Vpplk	VIL	Х	Х	Х	Set Permanent Lock-Bit Disabled.
-	- VPPLK	Vін	Х	Х	Х	Set Permanent Lock-Bit Enabled.

### Table 5. Write Protection Alternatives



WSMS	BESS	ECBLBS	WBWSLBS	VPPS	WBWSS	DPS	R		
7	6	5	4	3	2	1	0		
					NOT	ES:			
SR.7 = WRITE S 1 = Ready 0 = Busy	STATE MACHIN	E STATUS (WS	SMS)	erase, word/by		rmine block eras bit configuration "0".			
1 = Block Er	ERASE SUSPE ase Suspended ase in Progress/	,	ESS)						
(ECBLBS) 1 = Error in I Lock-Bits	AND CLEAR BL Block Erase, Ful ful Block Erase, Bits	I Chip Erase or	Clear Block	erase or lock-b		after a block era attempt, an impr ed.			
(WBWSLBS 1 = Error in V Bit	3YTE WRITE AN ) Nord/Byte Write ful Word/Byte W	or Set Block/Pe	ermanent Lock-	The WSM inter Block Erase, F Configuration of	rrogates and ind full Chip Erase, N command seque	iuous indication icates the V <sub>PP</sub> le Nord/Byte Write inces. SR.3 is no feedback only v	vel only aft or Lock-Bi ot		
SR.3 = V <sub>PP</sub> STA	· · ·			VPPH1/2.		·····,			
1 = V <sub>PP</sub> Low 0 = V <sub>PP</sub> OK	Detect, Operati	on Abort		permanent and	i block lock-bit a	uous indication nd #WP values.	The WSM		
SR.2 = WORD/BYTE WRITE SUSPEND STATUS (WBWSS) 1 = Word/Byte Write Suspended 0 = Word/Byte Write in Progress/Completed				interrogates the permanent lock-bit, block lock-bit and only after Block Erase, Full Chip Erase, Word/Byte W Lock-Bit Configuration command sequences. It inform system, depending on the attempted operation, if the			Byte Write of informs the		
1 = Block Lo	DEVICE PROTECT STATUS (DPS) Block Lock-Bit, Permanent Lock-Bit and/or #WP Lock rected, Operation Abort Unlock			lock-bit is set, permanent lock-bit is set and/or #WP is V Reading the block lock and permanent lock configuratio codes after writing the Read Identifier Codes command indicates permanent and block lock-bit status.					
SR.0 = RESER	/ED FOR FUTU	RE ENHANCEN	MENTS (R)	SR.0 is reserve when polling th		and should be r	nasked ou		






Figure 5. Automated Block Erase Flowchart

# Electronics Corp.






Figure 6. Automated Full Chip Erase Flowchart












Figure 8. Block Erase Suspend/Resume Flowchart






Figure 9. Word/Byte Write Suspend/Resume Flowchart

# 




Figure 10. Set Block and Permanent Lock-Bit Flowchart

# 




Figure 11. Clear Block Lock-Bits Flowchart



## **10. DESIGN CONSIDERATIONS**

### Three-line Output Control

This device will often be used in large memory arrays. Winbond provides three control inputs to accommodate multiple memory connections. Three-line control provides for:

- a. Lowest possible memory power dissipation.
- b. Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable #CE while #OE should be connected to all memory devices and the system's #READ control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. #RESET should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

### RY/#BY and WSM Polling

RY/#BY is an open drain output that should be connected to VDD by a pull up resistor to provide a hardware method of detecting block erase, full chip erase, word/byte write and lock-bit configuration completion. It transitions low after block erase, full chip erase, word/byte write or lock-bit configuration commands and returns to VOH (while RY/#BY is pull up) when the WSM has finished executing the internal algorithm.

RY/#BY can be connected to an interrupt input of the system CPU or controller. It is active at all times. RY/#BY is also high impedance when the device is in block erase suspend (with word/byte write inactive), word/byte write suspend or reset modes.

### Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of #CE and #OE. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks.

Each device should have a 0.1  $\mu$ F ceramic capacitor connected between VDD and VSS and between VPP and VSS. These high frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7  $\mu$ F electrolytic capacitor should be placed at the array's power supply connection between VDD and VSS. The bulk capacitor will overcome voltage drops caused by PC board trace inductance.

### **VPP Trace on Printed Circuit Boards**

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the VPP power supply trace. The VPP pin supplies the memory cell current for word/byte writing and block erasing. Similar trace widths and layout considerations should be given to the VDD power bus. Adequate VPP supply traces and decoupling will decrease VPP voltage spikes and overshoots.

### VDD, VPP, #RESET Transitions

Block erase, full chip erase, word/byte write and lock-bit configuration are not guaranteed if VPP falls outside of a valid VPPH1/2 range, VDD falls outside of a valid 2.7V to 3.6V range, or #RESET  $\neq$  VIH. If a



VPP error is detected, status register bit SR.3 is set to "1", along with SR.4 or SR.5, depending upon the attempted operation. If #RESET transitions to VIL during block erase, full chip erase, word/byte write or lock-bit configuration, RY/#BY will remain low until the reset operation is complete. Then, the operation will abort and the device will enter reset mode. The aborted operation may result in the data being partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or #RESET transitions to VIL clear the status register.

The CUI latches commands issued by system software and is not altered by VPP or #CE transitions or WSM actions. Its state is read array mode upon power-up, after exit from reset mode or after VDD transitions below VLKO.

#### Power-up/Down Protection

The device is designed to offer protection against accidental block erase, full chip erase, word/byte write or lock-bit configuration during power transitions. Upon power-up, the device is indifferent as to which power supply (VPP or VDD) powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for VDD voltages above VLKO when VPP is active. Since both #WE and #CE must be low for a command write, driving either to VIH will inhibit writes. The CUI's two-step command sequence architecture features an added level of protection against data alteration.

In-system block lock and unlock capability prevents inadvertent data alteration. The device is disabled while #RESET = VIL regardless of its control inputs state.

#### Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

### Data Protection Method

On some systems, noise having a level exceeding the limit dictated in the specification may be generated under specific operating conditions. Such noise, when induced onto #WE signal or power supply, may be interpreted as false commands, causing undesired memory updating. To protect the data stored in the flash memory against undesired overwriting, systems operating with the flash memory should have the following write protect designs, as appropriate:

#### 1) Protecting data in specific block

When a lock bit is set, the corresponding block (includes the 2 boot blocks) is protected against overwriting. By setting a #WP low, only the 2 boot blocks can be protected against overwriting. By using this feature, the flash memory space can be divided into the program section (locked section) and data section (unlocked section). The permanent lock bit can be used to prevent false block bit setting. For further information on setting/resetting lock-bit, refer to the specification.

#### 2) Data protection through VPP

When the level of VPP is lower than VPPLK (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected. For the lockout voltage, refer to the specification.



#### 3) Data protection through #RESET

When the #RESET is kept low during read mode, the flash memory will be in reset mode, write protecting all blocks. When the #RESET is kept low during power up and power down sequences such as voltage transition, write operation on the flash memory is disabled, write protecting all blocks. For the details of #RESET control, refer to the specification.

## **11. ELECTRICAL SPECIFICATIONS**

#### Absolute Maximum Ratings\*

Operating Temperature During Read, Block Erase, Full Chip Erase, Word/Byte Write	
and Lock-Bit Configuration	40° C to +85° C (1)
	0° C to +70° C (1)
Storage Temperature	
During under Bias	10° C to +80° C
During non Bias	
Voltage On Any Pin	
(except VDD and VPP)	0.5V to V <sub>DD</sub> +0.5V(2)
VDD Supply Voltage	0.2V to +4.6V(2)
VPP Supply Voltage	0.2V to +13.0V(2,3)
Output Short Circuit Current	100 mA(4)

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### Notes:

 -40° C to +85° C operating temperature is for extended temperature product defined by this specification. (for 28J160BT/TT90L)
 0° C to +70° C operating temperature is for commercial temperature product defined by this specification.

0° C to +70° C operating temperature is for commercial temperature product defined by this specification. (for W28J160BT/TT90C)

- 2. All specified voltages are with respect to V<sub>SS</sub>. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>DD</sub> and V<sub>PP</sub> pins. During transitions, this level may undershoot to -2.0V for periods <20 nS. Maximum DC voltage on input/output pins are V<sub>DD</sub> +0.5V which, during transitions, may overshoot to V<sub>DD</sub> +2.0V for periods <20 nS.
- 3. Maximum DC voltage on V<sub>PP</sub> may overshoot to +13.0V for periods <20 nS. Applying 12V ±0.3V to V<sub>PP</sub> during erase/write can only be done for a maximum of 1000 cycles on each block. V<sub>PP</sub> may be connected to 12V ±0.3V for a total of 80 hours maximum.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.

## **Operating Conditions**

Temperature and VDD Operating Conditions

SYMBOL	YMBOL PARAMETER			MAX.	UNIT	TEST CONDITION
Т	Operating Temperature	W28J160BT/TT90C	0	+70	°C	Ambient
Та	Operating Temperature W28	W28J160BT/TT90L	-40	+85		Temperature
VDD VDD Supply Voltage (2.7V to 3.6V)		2.7	3.6	V		



## Capacitance(1)

TA = +25° C, f = 1 MHz

PARAMETER	SYMBOL	TYP.	MAX.	UNIT	CONDITION
Input Capacitance	CIN	7	10	pF	VIN = 0.0V
Output Capacitance	Соит	9	12	pF	Vout = 0.0V

Note: Sampled, not 100% tested.

## AC Input/Output Test Conditions




Figure 12. Transient Input/Output Reference Waveform for VDD = 2.7V to 3.6V




Figure 13. Transient Equivalent Testing Load Circuit

## Test Configuration Capacitance Loading Value

Test Configuration	CL(pF)
VDD = 2.7V to 3.6V	50



## **DC Characteristics**

PARAMETER	SYM.	TEST	V <sub>DD</sub> = 2.	UNIT	
CONDITION		CONDITIONS	Тур.	Max.	0.11
Input Load Current (note 1)	ILI	VDD = VDD Max. VIN = VDD or VSS		±0.5	μA
Output Leakage Current (note 1)	I <sub>LO</sub>	VDD = VDD Max. VOUT = VDD or VSS		±0.5	μA
VDD Standby Current		CMOS Level Inputs VDD = VDD Max. #CE = #RESET = VDD ±0.2V	2	15	μA
(note 1, 3, 6)	I <sub>CCS</sub>	TTL Level Inputs VDD = VDD Max. #CE = #RESET = V <sub>IH</sub>	0.2	2	m
VDD Auto Power-Save Current (note 1, 5, 6)	I <sub>CCAS</sub>	CMOS Level Inputs VDD = VDD Max. #CE = V <sub>SS</sub> ±0.2V	2	15	μA
VDD Reset Power-Down Current (note 1)	I <sub>CCD</sub>	#RESET= V <sub>SS</sub> ±0.2V IOUT (RY/#BY) = 0 mA	2	15	μA
		CMOS Level Inputs VDD = VDD Max., #CE = Vss, f = 5 MHz, I <sub>OUT</sub> = 0 mA	15	25	m
VDD Read Current (note 1, 6)	I <sub>CCR</sub>	TTL Level Inputs VDD = VDD Max., #CE = Vss, f = 5 MHz, I <sub>OUT</sub> = 0 mA		30	m
VDD Word/Byte Write or Set Lock-		VPP = 2.7V - 3.6V	5	17	m
Bit Current (note 1, 7)		Vpp = 11.7V – 12.3V	5	12	m
VDD Block Erase, Full Chip Erase		VPP = 2.7V - 3.6V	4	17	m
or Clear Block Lock-Bits Current (note 1, 7)	I <sub>CCE</sub>	VPP = 11.7V – 12.3V	4	12	m
VDD Word/Byte Write or Block Erase Suspend Current (note 1, 2)	I <sub>CCWS</sub> I <sub>CCES</sub>	#CE = V <sub>IH</sub>	1	6	m
VPP Standby or Read Current (note	I <sub>ccws</sub>	$VPP \leq VDD$	±2	±15	μ
1)	I <sub>CCWR</sub>	VPP > VDD	10	200	μ
VPP Auto Power-Save Current (note 1, 5, 6)	I <sub>CCWAS</sub>	CMOS Level Inputs VDD = VDD Max. #CE = Vss ±0.2V	0.1	5	μ
VPP Reset Power-Down Current (note 1)	I <sub>CCWD</sub>	#RESET = V <sub>SS</sub> ±0.2V	0.1	5	μ
VPP Word/Byte Write or Set Lock-	1	VPP = 2.7V - 3.6V	12	40	m
Bit Current (note 1, 7)	Iccww	Vpp = 11.7V – 12.3V		30	m
VPP Block Erase, Full Chip Erase		Vpp = 2.7V – 3.6V	8	25	m
or Clear Block Lock-Bits Current (note 1, 7)	I <sub>CCWE</sub>	VPP = 11.7V – 12.3V		20	m
VPP Word/Byte Write or Block Erase Suspend Current (note 1)	I <sub>CCWWS</sub> I <sub>CCWES</sub>	VPP =V <sub>PPH1/2</sub>	10	200	μ



#### DC Characteristics (Continued)

PARAMETER	SYM.	TEST	VDD = 2.3	UNIT	
	01111	CONDITIONS	Min.	Max.	
Input Low Voltage (note 7)	VIL		-0.5	0.8	V
Input High Voltage (note 7)	Vін		2.0	Vdd +0.5	V
Output Low Voltage (note 3, 7)	Vol	Vdd = Vdd Min. Iol = 2.0 mA		0.4	V
Output High Voltage (TTL) (note 7)	VOH1	Vdd = Vdd Min. Іон = -2.0 mA	2.4		V
Output High Voltage	Voh2	VDD = VDD Min.	0.85 VDD		V
(CMOS) (note 7)	V OH2	Іон = -2.5 mA	Vdd -0.4		V
VPP Lockout during Normal Operations (note 4, 7)	Vpplk	Vdd = Vdd Min. Іон = -100 µА		1.0	V
VPP during Block Erase, Full Chip Erase, Word/Byte Write or Lock-Bit Configuration Operations	VPPH1		2.7	3.6	V
VPP during Block Erase, Full Chip Erase, Word/Byte Write or Lock-Bit Configuration Operations (note 8)	VPPH2		11.7	12.3	V
VDD Lockout Voltage	Vlko		2.0		V

#### Notes:

1. All currents are in RMS unless otherwise noted. Typical values at nominal V<sub>DD</sub> voltage and TA = +25°C.

- 2.  $I_{CCWS}$  and  $I_{CCES}$  are specified with the device de-selected. If read or word/byte written while in erase suspend mode, the device's current draw is the sum of  $I_{CCWS}$  or  $I_{CCES}$  and  $I_{CCR}$  or  $I_{CCW}$ , respectively.
- 3. Includes RY/#BY.
- 4. Block erases, full chip erase, word/byte writes and lock-bit configurations are inhibited when  $V_{PP} \le V_{PPLK}$ , and not guaranteed in the range between  $V_{PPLK}$  (max.) and  $V_{PPH1}$  (min.), between  $V_{PPH1}$  (max.) and  $V_{PPH2}$  (min.) and above  $V_{PPH2}$  (max.).
- 5. The Automatic Power Savings (APS) feature is placed automatically power save mode that addresses not switching more than 300ns while read mode.
- 6. About all of pin except describe Test Conditions, CMOS level inputs are either  $V_{DD} \pm 0.2V$  or  $V_{SS} \pm 0.2V$ , TTL level inputs are either  $V_{IL}$  or  $V_{IH}$ .
- 7. Sampled, not 100% tested.
- 8. Applying 12V  $\le$  0.3V to V<sub>PP</sub> during erase/write can only be done for a maximum of 1000 cycles on each block. V<sub>PP</sub> may be connected to 12V  $\pm$ 0.3V for a total of 80 hours maximum.



## AC Characteristics - Read-only Operations(1)

 $V_{DD}$  = 2.7V to 3.6V, TA = 0°C to +70°C for W28J160BT/TT90C; TA = -40°C to +85°C for W28J160BT/TT90L

PARAMETER	SYM.	TA = 0 to +70° C		TA = -40	UNIT	
		Min.	Max.	Min.	Max.	UNIT
Read Cycle Time	t <sub>AVAV</sub>	90		90		nS
Address to Output Delay	t <sub>AVQV</sub>		90		90	nS
#CE to Output Delay (note 2)	$t_{ELQV}$		90		90	nS
#RESET High to Output Delay	t <sub>PHQV</sub>		600		600	nS
#OE to Output Delay (note 2)	t <sub>GLQV</sub>		40		50	nS
#CE to Output in Low Z (note 3)	$t_{ELQX}$	0		0		nS
#CE High to Output in High Z (note 3)	t <sub>EHQZ</sub>		40		55	nS
#OE to Output in Low Z (note 3)	t <sub>GLQX</sub>	0		0		nS
#OE High to Output in High Z (note 3)	t <sub>GHQZ</sub>		15		20	nS
Output Hold from Address, #CE or #OE Change, Whichever Occurs First (note 3)	t <sub>OH</sub>	0		0		nS
#BYTE to Output Delay (note3)	t <sub>FVQV</sub>		90		90	nS
#BYTE Low to Output in High Z (note 3)	t <sub>FLQZ</sub>		25		30	nS
#CE to #BYTE High or Low (note 3, 4)	t <sub>ELFV</sub>		5		5	nS

Notes:

1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.

2. #OE may be delayed up to  $t_{ELQV}$  to  $t_{GLQV}$  after the falling edge of #CE without impact on  $t_{ELQV}$ .

3. Sampled, not 100% tested.

4. If #BYTE transfer during reading cycle, exist the regulations separately.






Figure 14. AC Waveform for Read Operations






Figure 15. #BYTE Timing Waveform



### AC Characteristics - Write Operations(1)

 $V_{DD}$  = 2.7V to 3.6V, TA = 0°C to +70°C for W28J160BT/TT90C; TA = -40°C to +85°C for W28J160BT/TT90L

PARAMETER	SYM.	MIN.	MAX.	UNIT
Write Cycle Time	t <sub>AVAV</sub>	90		nS
#RESET High Recovery to #WE Going Low (note 2)	t <sub>PHWL</sub>	1		μS
#CE Setup to #WE Going Low	t <sub>ELWL</sub>	10		nS
#WE Pulse Width	t <sub>wLWH</sub>	50		nS
#WPVIH Setup to #WE Going High (note 2)	t <sub>shwh</sub>	100		nS
VPP Setup to #WE Going High (note 2)	t <sub>vpwH</sub>	100		nS
Address Setup to #WE Going High (note 3)	t <sub>AVWH</sub>	50		nS
Data Setup to #WE Going High (note 3)	t <sub>DVWH</sub>	50		nS
Data Hold from #WE High	t <sub>WHDX</sub>	0		nS
Address Hold from #WE High	t <sub>WHAX</sub>	0		nS
#CE Hold from #WE High	t <sub>WHEH</sub>	10		nS
#WE Pulse Width High	t <sub>WHWL</sub>	30		nS
#WE High to RY/#BY Going Low or SR.7 Going "0"	t <sub>WHRL</sub>		100	nS
Write Recovery before Read	t <sub>wHGL</sub>	0		nS
VPP Hold from Valid SRD, RY/#BY High Z (note 2, 4)	t <sub>QVVL</sub>	0		nS
#WP VIH Hold from Valid SRD, RY/#BY High Z (note 2, 4)	t <sub>QVSL</sub>	0		nS
#BYTE Setup to #WE Going High (note 5)	t <sub>FVWH</sub>	50		nS
#BYTE Hold from #WE High (note 5)	t <sub>WHFV</sub>	90		nS

Notes:

1. Read timing characteristics during block erase, full chip erase, word/byte write and lock-bit configuration operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. Sampled, not 100% tested.

3. Refer to Table 4 for valid AIN and DIN for block erase, full chip erase, word/byte write or lock-bit configuration.

 V<sub>PP</sub> should be held at V<sub>PPH1/2</sub> until determination of block erase, full chip erase, word/byte write or lock-bit configuration success (SR.1/3/4/5 = 0).

5. If #BYTE switch during reading cycle, exist the regulations separately.






Figure 16. AC Waveform for #WE-Controlled Write Operations

#### Notes:

- 1.  $V_{\mbox{\scriptsize DD}}$  power-up and standby.
- 2. Write each setup command.
- 3. Write each confirm command or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. Write Read Array command.



### Alternative #CE-Controlled Writes(1)

 $V_{DD}$  = 2.7V to 3.6V, TA = 0°C to +70°C for W28J160BT/TT90C; TA = -40°C to +85°C for W28J160BT/TT90L

PARAMETER	SYM.	MIN.	MAX.	UNIT
Write Cycle Time	t <sub>AVAV</sub>	90		nS
#RESET High Recovery to #CE Going Low (note 2)	t <sub>PHEL</sub>	1		μS
#WE Setup to #CE Going Low	t <sub>WLEL</sub>	0		nS
#CE Pulse Width	t <sub>ELEH</sub>	65		nS
#WPV <sub>IH</sub> Setup to #CE Going High (note 2)	t <sub>sheh</sub>	100		nS
VPP Setup to #CE Going High (note 2)	t <sub>vpeH</sub>	100		nS
Address Setup to #CE Going High (note 3)	t <sub>AVEH</sub>	50		nS
Data Setup to #CE Going High (note 3)	t <sub>DVEH</sub>	50		nS
Data Hold from #CE High	t <sub>EHDX</sub>	0		nS
Address Hold from #CE High	$t_{\text{EHAX}}$	0		nS
#WE Hold from #CE High	t <sub>EHWH</sub>	0		nS
#CE Pulse Width High	t <sub>EHEL</sub>	25		nS
#CE High to RY/#BY Going Low or SR.7 Going "0"	t <sub>EHRL</sub>		100	nS
Write Recovery before Read	t <sub>EHGL</sub>	0		nS
VPP Hold from Valid SRD, RY/#BY High Z (note 2, 4)	t <sub>QVVL</sub>	0		nS
#WP V <sub>IH</sub> Hold from Valid SRD, RY/#BY High Z (note 2, 4)	t <sub>QVSL</sub>	0		nS
#BYTE Setup to #CE Going High (note 5)	t <sub>FVEH</sub>	50		nS
#BYTE Hold from #CE High (note 5)	t <sub>EHFV</sub>	90		nS

Notes:

1. In systems where #CE defines the write pulse width (within a longer #WE timing waveform), all setup, hold, and inactive #WE times should be measured relative to the #CE waveform.

2. Sampled, not 100% tested.

3. Refer to Table 4 for valid AIN and DIN for block erase, full chip erase, word/byte write or lock-bit configuration.

4. V<sub>PP</sub> should be held at V<sub>PPH1/2</sub> until determination of block erase, full chip erase, word/byte write or lock-bit configuration success (SR.1/3/4/5 = 0).

5. If #BYTE switch during reading cycle, exist the regulations separately.






Figure 17. AC Waveform for #CE-Controlled Write Operations

#### Notes:

- 1.  $V_{\text{DD}}$  power-up and standby.
- 2. Write each setup command.
- 3. Write each confirm command or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. Write Read Array command.



### **Reset Operations**




Figure 18. AC Waveform for Reset Operation

#### **Reset AC Specifications**

PARAMETER	SYM.	MIN.	MAX.	UNIT
#RESET Pulse Low Time (note 2)	t <sub>PLPH</sub>	100		nS
#RESET Low to Reset during Block Erase, Full Chip Erase, Word/Byte Write or Lock-Bit Configuration (note 1, 2)	t <sub>PLRZ</sub>		30	μS
VDD 2.7V to #RESET High (note 2, 3)	t <sub>2VPH</sub>	100		nS

#### Notes:

- 1. If #RESET is asserted while a block erase, full chip erase, word/byte write or lock-bit configuration operation is not executing, the reset will complete within 100 nS.
- 2. A reset time, t<sub>PHQV</sub>, is required from the later of RY/#BY(SR.7) going High Z("1") or #RESET going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t<sub>PHQV</sub>.
- 3. When the device power-up, holding #RESET low minimum 100ns is required after V<sub>DD</sub> has been in predefined range and also has been in stable there.



## Block Erase, Full Chip Erase, Word/Byte Write And Lock-Bit Configuration Performance(3)

SYMBOL			NOTES	$V_{PP}$ = 2.7V $-$ 3.6V		Vpp = 11.7V - 12.3V		UNIT
OTMBOL			NOTES	Тур.(1)	Max.	Тур.(1)	Max.	ONIT
	Word Write Time	32K word Block	2	33	200	20		μS
t <sub>WHQV1</sub> t <sub>EHQV1</sub>		4K word Block	2	36	200	27		μS
'EHQV1	Byte Write Time	64K byte Block	2	31	200	19		μS
	byte write rime	8K byte Block	2	32	200	26		μS
	Block Write Time	32K word Block	2	1.1	4	0.66		S
	(In word mode)	4K word Block	2	0.15	0.5	0.12		S
	Block Write Time	64K byte Block	2	2.2	7	1.4		S
	(In byte mode)	8K byte Block	2	0.3	1	0.25		S
t <sub>WHQV2</sub> t <sub>EHQV2</sub>	Block Erase Time	32K word Block 64K byte Block	2	1.2	6	0.9		S
"EHQV2		4K word Block 8K byte Block	2	0.6	5	0.5		S
		TA = 0 to +70° C	2	42	210	32		S
	Full Chip Erase Time	TA = -40 to +85° C	2	22.8	114	17.5		3
t <sub>whqv3</sub> t <sub>Ehqv3</sub>	Set Lock-Bit Time		2	56	200	42		μS
t <sub>WHQV4</sub> t <sub>EHQV4</sub>	Clear Block Lock-Bits Time		2	1	5	0.69		S
t <sub>WHRZ1</sub> t <sub>EHRZ1</sub>	Word/Byte Write Suspend Latency Time to Read		4	6	15	6	15	μS
t <sub>WHRZ2</sub> t <sub>EHRZ2</sub>	Block Erase Suspend La	tency Time to Read	4	16	30	16	30	μS

 $V_{DD}$  = 2.7V to 3.6V, TA = 0°C to +70°C for W28J160BT/TT90C; TA = -40°C to +85°C for W28J160BT/TT90L

#### Notes:

1. Typical values measured at TA = +25°C and  $V_{DD}$  = 3.0V,  $V_{PP}$  = 3.0V or 12.0V. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.

2. Excludes system-level overhead.

3. Sampled but not 100% tested.

4. A latency time is required from issuing suspend command(#WE or #CE going high) until RY/#BY going High Z or SR.7 going "1".



## **12. ADDITIONAL INFORMATION**

### Block Erase Suspend and Resume Command

If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than 15ms and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.

## **Recommended Operating Conditions**

#### At Device Power-up

AC timing illustrated in Figure 19 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure 19. AC Timing at Device Power-up

For the AC specifications  $t_{VR}$ ,  $t_{F}$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



#### **Rise and Fall Time**

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
VDD Rise Time (note 1)	tVR	0.5	30000	μS/ V
Input Signal Rise Time (note 1, 2)	tR		1	μS/ V
Input Signal Fall Time (note 1, 2)	tF		1	μS/ V

Notes:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.  $t_{R}(Max.)$  and  $t_{F}(Max.)$  for #RESET are 50  $\mu S/V$ 

#### **Glitch Noises**

Do not input the glitch noises which are below VIH (Min.) or above VIL (Max.) on address, data, reset, and control signals, as shown in Figure 20 (b). The acceptable glitch noises are illustrated in Figure 20 (a).




Figure 20. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for V<sub>IH</sub> (Min.) and V<sub>IL</sub> (Max.).



## **13. ORDERING INFORMATION**

PART NO.	ACCESS TIME (nS)	OPERATING TEMPERATURE (°C)	BOOT BLOCK	PACKAGE
W28J160BT90C	90	0° C to 70° C	Bottom Boot	48L TSOP
W28J160TT90C	90	0° C to 70° C	Top Boot	48L TSOP
W28J160BT90L	90	-40° C to 85° C	Bottom Boot	48L TSOP
W28J160TT90L	90	-40° C to 85° C	Top Boot	48L TSOP


Notes:

1. Winbond reserves the right to make changes to its products without prior notice.

2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

## **14. PACKAGE DIMENSION**

### 48-Lead Standard Thin Small Outline Package (measured in millimeters)





## **15. VERSION HISTORY**

VERSION	DATE	PAGE	DESCRIPTION
A1	May 21, 2002	-	Initial Issued
A2	Aug. 5, 2002	All	Update descriptions and correct typo
		15	Specify the device ID for top and bottom boot parts
A3	Nov. 18, 2002	31, 35, 38, 40, 43	Correct the typo of W28J160BT/TT90C and W28J160BT/TT90L
A4	Apr. 7, 2003	All	Update descriptions and correct typo



Headquarters No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

Taipei Office 9F, No.480, Rueiguang Rd., Neihu District, Taipei, 114, Taiwan, R.O.C. TEL: 886-2-8177-7168 FAX: 886-2-8751-3579 Winbond Electronics Corporation America 2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798

Winbond Electronics Corporation Japan 7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781880 Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.