MOTOROLA SEMICONDUCTOR TECHNICAL DATA

MC68L11D3

Supplement to Technical Data

Low Voltage Devices

The MC68L11D3 is an extended-voltage version of the MC68HC11D3 microcontroller that can operate in applications that require supply voltages as low as 3.0 Volts. Operation of the MC68L11D3 is identical to that of the MC68HC11D3 in all aspects other than electrical parameters.

This document provides MC68L11D3 electrical characteristics. It is a supplement to Appendix A of the *MC68HC11D3 Technical Data* (MC68HC11D3/D). Refer to the data book for technical information regarding use and operation of the microcontroller. The extended-range electrical characteristics in this supplement will be incorporated into the data book in a subsequent revision.

Features

- Suitable for Battery-Powered Portable and Hand-Held Applications
- · Excellent for use in Devices such as Remote Sensors and Actuators
- · Reduced RF Noise
- Operating Performance is Same at 5V and 3V

Ordering Information

Package	Temperature	Frequency	Features	MC Order Number
44-Pin PLCC	0° to + 70° C	2 MHz	Custom ROM	MC68L11D3FN2
			No ROM	MC68L11D0FN2
44-Pin QFP	0° to + 70° C	2 MHz	Custom ROM	MC68L11D3FB2
			No ROM	MC68L11D0FB2

This document contains information on a new product. Specifications and information herein are subject to change without notice.



SUPPLEMENT TO APPENDIX A ELECTRICAL CHARACTERISTICS: LOW VOLTAGE DEVICES

Table A-1a. Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V _{DD}	- 0.3 to + 7.0	V
Input Voltage	V _{in}	- 0.3 to + 7.0	V
Operating Temperature Range MC68L11D3	T _A	T _L to T _H - 20 to + 70	℃
Storage Temperature Range	T _{stg}	- 55 to + 150	℃
Current Drain per Pin* Excluding V _{DD} , V _{SS} , AV _{DD} , V _{RH} , and V _{RL}	I _D	25	mA

^{*}One pin at a time, observing maximum power dissipation limits.

Internal circuitry protects the inputs against damage caused by high static voltages or electric fields; however, normal precautions are necessary to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Extended operation at the maximum ratings can adversely affect device reliability. Tying unused inputs to an appropriate logic voltage level (either GND or V_{DD}) enhances reliability of operation.

Table A-2a. Thermal Characteristics

Characteristic		Symbol	Value	Unit
Average Junction Temperature		TJ	T _A +(P _D x ⊖ _{JA})	℃
Ambient Temperature		TA	User-determined	℃
Package Thermal Resistance (Junction-to-Am 40-Pin Plastic DIP 44-Pin Plastic Leaded Chip Carrier (PLCC) 44-Pin Quad Flat Pack (QFP)	nbient)	⊖јд	50 50 85	°C/W
Total Power Dissipation	(Note 1)	P _D	P _{INT} + P _{I/O} K/ (T _J + 273°C)	W
Device Internal Power Dissipation		P _{INT}	I _{DD} x V _{DD}	W
I/O Pin Power Dissipation	(Note 2)	P _{I/O}	User-determined	W
A Constant	(Note 3)	К	P _D x (T _A + 273°C) + ⊖ _{JA} x P _D ²	M·∘C

- 1. This is an approximate value, neglecting P_{I/O}.
- 2. For most applications P_{I/O} « P_{INT} and can be neglected.
- 3. K is a constant pertaining to the device. Solve for K with a known T_A and a measured P_D (at equilibrium). Use this value of K to solve for P_D and T_J iteratively for any value of T_A .

Table A-3a. DC Electrical Characteristics

 V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H , unless otherwise noted


Characteristic	Symbol	Min	Max	Unit
Output Voltage (Note 1) All Outputs except XTAL All Outputs Except XTAL, RESET, and MODA $I_{Load} = \pm 10.0 \ \mu A$	V _{OL} V _{OH}	V _{DD} – 0.1	0.1 —	V V
Output High Voltage (Note 1) All Outputs Except XTAL, RESET, and MODA $I_{Load} = -0.5$ mA, $V_{DD} = 3.0$ V $I_{Load} = -0.8$ mA, $V_{DD} = 4.5$ V	V _{OH}	V _{DD} – 0.8	_	V
Output Low Voltage All Outputs Except XTAL I _{Load} = 1.6 mA, V _{DD} = 5.0 V I _{Load} = 1.0 mA, V _{DD} = 3.0 V	V _{OL}		0.4	V
Input High Voltage All Inputs Except RESET RESET	V _{IH}	0.7 x V _{DD} 0.8 x V _{DD}	V _{DD} + 0.3 V _{DD} + 0.3	V
Input Low Voltage All Inputs	V _{IL}	V _{SS} - 0.3	0.2 x V _{DD}	V
I/O Ports, Three-State Leakage PA7, PA3, PB[7:0], PC[7:0], PD[7:0], Vin = VIH or VIL MODA/LIR, RESET	loz		±10	μΑ
$ \begin{array}{c cccc} \textbf{Input Leakage Current} & & & & & \\ V_{in} = V_{DD} \text{or} V_{SS} & & & PA[2:0], \overline{IRQ}, \overline{XIRQ} \\ V_{in} = V_{DD} \text{or} V_{SS} & & & MODB/V_{STBY} \\ \end{array} $	lin		±1 ±10	μ Α μ Α
RAM Standby Voltage Power down	V _{SB}	2.0	V_{DD}	V
RAM Standby Current Power down	I _{SB}		10	μА
Input Capacitance PA[2:0], IRQ, XIRQ, EXTAL PA7, PA3, PB[7:0], PC[7:0], PD[7:0], MODA/LIR, RESET	C _{in}		8 12	pF pF
Output Load Capacitance All Outputs Except PD[4:1] PD[4:1]	બ		90 100	pF pF


Characteristic		Symbol	1 MHz	2 MHz	Unit
Maximum Total Supply Current (Note 2)					
RUN:		l DD		<u> </u>	
Single-Chip Mode	$V_{DD} = 5.5 \text{ V}$		8	15	mA
	$V_{DD} = 3.0 \text{ V}$	1	4	8	m A
Expanded Multiplexed Mode	$V_{DD} = 5.5 \text{ V}$		14 7	27	mA
i i	$V_{DD} = 3.0 \text{ V}$		7	14	mA
WAIT: (All Peripheral Functions Shu	t Down)	WIDD			
Single-Chip Mode	$V_{DD} = 5.5 \text{ V}$.55	3	6	mA
_ '	$V_{DD} = 3.0 \text{ V}$		1.5	6 3	m A
Expanded Multiplexed Mode	$V_{DD} = 5.5 \text{ V}$		5		mA
, ,	$V_{DD} = 3.0 \text{ V}$		2.5	10 5	m A
STOP:		S _{IDD}			
Single-Chip Mode, No Clocks	$V_{DD} = 5.5 \text{ V}$	"	50	50	μΑ
	$V_{DD} = 3.0 \text{ V}$		25	25	μA
Maximum Power Dissipation		PD			
Single-Chip Mode	$V_{DD} = 5.5 V$		44	85	mW
	$V_{DD} = 3.0 \text{ V}$		12	24	mW
Expanded Multiplexed Mode	$V_{DD} = 5.5 \text{ V}$		77	150	mW
,,	$V_{DD} = 3.0 \text{ V}$		21	42	m W

NOTES:

- 1. VOH specification for RESET and MODA is not applicable because they are open-drain pins. VOH specification not applicable to ports C and D in wired-OR mode.

2. EXTAL is driven with a square wave, and $t_{\text{cyc}} = 1000 \text{ ns for 1 MHz rating}; \quad t_{\text{cyc}} = 500 \text{ ns for 2 MHz rating}; \quad V_{\text{IL}} \leq 0.2 \text{ V}; \quad V_{\text{IH}} \geq V_{\text{DD}} - 0.2 \text{ V}; \quad \text{No dc loads}.$





- 1. Full test loads are applied during all DC electrical tests and AC timing measurements.
- 2. During AC timing measurements, inputs are driven to 0.4 volts and V_{DD} 0.8 volts while timing measurements are taken at the 20% and 70% of V_{DD} points.

Figure A-1. Test Methods


Table A-4a. Control Timing

 V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H

Characteristic	Symbol	1.0	MHz	2.0	MHz	Unit
		Min	Max	Min	Max	
Frequency of Operation	fo	dc	1.0	dc	2.0	MHz
E-Clock Period	t _{cyc}	1000		500	_	ns
Crystal Frequency	fXTAL	_	4.0	-	8.0	MHz
External Oscillator Frequency	4 f _o	dc	4.0	dc	8.0	MHz
Processor Control SetupTime tpCSU = 1/4 t _{cyc} + 75 ns	tpcsu	325	_	200		ns
Reset Input Pulse Width To Guarantee External Reset Vector Minimum Input Time (Can Be Preempted by Internal Reset)	PW _{RSTL}	8 1	_	8 1	_	t _{cyc}
Mode Programming Setup Time	tMPS	2	_	2		t _{cyc}
Mode Programming Hold Time	tMPH	10		10	_	ns
Interrupt Pulse Width, IRQ Edge-Sensitive Mode PW _{IRQ} = t _{cyc} + 20 ns	PWIRQ	1020	_	520		ns
Wait Recovery Startup Time	twrs	_	4		4	t _{cyc}
Timer Pulse Width, Input Capture Pulse Accumulator Input PW _{TIM} = t _{Cyc} + 20 ns	PW _{TIM}	1020	_	520		ns

NOTES:

- RESET is recognized during the first clock cycle it is held low. Internal circuitry then drives the pin low for four clock cycles, releases the pin, and samples the pin level two cycles later to determine the source of the interrupt. Refer to SECTION 5 RESETS AND INTERRUPTS for further detail.
- 2. All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless otherwise noted.



- 1. Rising edge sensitive input
- 2. Falling edge sensitive input
- 3. Maximum pulse accumulator clocking rate is E-clock frequency divided by 2.

Figure A-2. Timer Inputs




Figure A-3. POR External Reset Timing Diagram

MC68L11D3 TECHNICAL DATA SUPPLEMENT TO APPENDIX A
ELECTRICAL CHARACTERISTICS
For More Information On This Product,
Go to: www.freescale.com




Figure A-4. STOP Recovery Timing Diagram

MOTOROLA A-6


SUPPLEMENT TO APPENDIX A **ELECTRICAL CHARACTERISTICS** For More Information On This Product, Go to: www.freescale.com

MC68L11D3 **TECHNICAL DATA**

 4 STOPDELAY = 4064 1 CYC if DLY bit = 1 or 4 4 CYC if DLY = 0.

તાં છ

 \overline{XIRQ} with X bit in CCR = 1. \overline{IRQ} or $\overline{(XIRQ)}$ with X bit in CCR = 0).



NOTE: RESET also causes recovery from WAIT.

Figure A-5. WAIT Recovery from Interrupt Timing Diagram




Figure A-6. Interrupt Timing Diagram

NOTES: 1. Edge sensitive $\overline{\text{IRQ}}$ pin (IRQE bit = 1) 2. Level sensitive $\overline{\text{IRQ}}$ pin (IRQE bit = 0)

Table A-5a. Peripheral Port Timing

 V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H

Characteristic	Symbol	1.0 MHz		2.0 MHz		Unit
		Min	Max	Min	Max	
Frequency of Operation (E-Clock Frequency)	fo	dc	1.0	dc	2.0	MHz
E-Clock Period	t _{cyc}	1000	_	500	_	ns
Peripheral Data Setup Time MCU Read of Ports A, B, C, and D	t _{PDSU}	100		100	_	ns
Peripheral Data Hold Time MCU Read of Ports A, B, C, and D	tPDH	50		50		ns
Delay Time, Peripheral Data Write	tpWD					
MCU Write to Port A MCU Writes to Ports B, C, and D $t_{PWD} = 1/4 t_{cyc} + 150 \text{ ns}$		_	250 400	_	250 275	ns ns

- 1. Port C and D timing is valid for active drive (CWOM and DWOM bits not set in PIOC and SPCR registers respectively).
- 2. All timing is shown with respect to 20% VDD and 70% VDD, unless otherwise noted.




Figure A-7. Port Write Timing Diagram




Figure A-8. Port Read Timing Diagram

Table A-6a. Expansion Bus Timing

 V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H

Num	Characteristic		Symbol	1.0 MHz		2.0 MHz		Unit
				Min	Max	Min	Max	
	Frequency of Operation (E-Clock Frequency	y)	fo	dc	1.0	dc	2.0	MHz
1	Cycle Time		t _{cyc}	1000		500		ns
2	Pulse Width, E Low PW _{EL} = 1/2 t _{cyc} – 25 ns		PW _{EL}	475		225		ns
3	Pulse Width, E High PW _{EH} = 1/2 t _{cyc} – 30 ns		PW _{EH}	470		220	_	ns
4A 4B	E and AS Rise Time E and AS Fall Time		t _r t _f		25 25	<u> </u>	25 25	ns ns
9	Address Hold Time t _{AH} = 1/8 t _{cyc} – 30 ns	(Note 1a)	^t AH	95		33	_	ns
12	Non-Muxed Address Valid Time to E Rise t _{AV} = PW _{EL} - (t _{ASD} + 80 ns)	(Note 1a)	† _{AV}	275		88		ns
17	Read Data Setup Time		t _{DSR}	30		30	_	ns
18	Read Data Hold Time (Max = t _{MAD})		t _{DHR}	0	150	0	88	ns
19	Write Data Delay Time t _{DDW} = 1/8 t _{cyc} + 70 ns	(Note 1a)	tDDW		195	_	133	ns
21	Write Data Hold Time t _{DHW} = 1/8 t _{cyc} – 30 ns	(Note 1a)	tDHW	95	_	33	_	ns
22	Muxed Address Valid Time to E Rise t _{AVM} = PW _{EL} – (t _{ASD} + 90 ns)	(Note 1a)	^t AVM	265	_	78		ns
24	Muxed Address Valid Time to AS Fall t _{ASL} = PW _{ASH} - 70 ns		[†] ASL	150		25		ns
25	Muxed Address Hold Time t _{AHL} = 1/8 t _{cyc} - 30 ns	(Note 1b)	[†] AHL	95		33	_	ns
26	Delay Time, E to AS Rise t _{ASD} = 1/8 t _{cyc} - 5 ns	(Note 1a)	^t ASD	120	_	58	_	ns
27	Pulse Width, AS High PW _{ASH} = 1/4 t _{cyc} – 30 ns		PW _{ASH}	220		95		ns
28	Delay Time, AS to E Rise t _{ASED} = 1/8 t _{cyc} - 5 ns	(Note 1b)	^t ASED	120		58	_	ns
29	MPU Address Access Time tACCA = t _{cyc} - (PW _{EL} -t _{AVM}) - t _{DSR} -t _f	(Note 1a)	^t ACCA	735	_	298	_	ns
35	MPU Access Time tacce = PWEH - tDSR		†ACCE		440		190	ns
36	Muxed Address Delay (Previous Cycle MPU Read) t _{MAD} = t _{ASD} + 30 ns	(Note 1a)	^t MAD	150		88		ns


NOTES:

- Input clocks with duty cycles other than 50% affect bus performance. Timing parameters affected by input clock duty cycle are identified by (a) and (b). To recalculate the approximate bus timing values, substitute the following expressions in place of 1/8 t_{cyc} in the above formulas, where applicable:
 - (a) $(1-DC) \times 1/4 t_{cyc}$
 - (b) DC \times 1/4 t_{cyc}

Where:

DC is the decimal value of duty cycle percentage (high time).

2. All timing is shown with respect to 20% V_{DD} and 70% V_{DD}, unless otherwise noted.



NOTE: Measurement points shown are 20% and 70% of V_{DD} .


Figure A-9. Multiplexed Expansion Bus Timing Diagram

Table A-7a. Serial Peripheral Interface Timing

 V_{DD} = 3.0 Vdc to 5.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H


Num	Characteristic	Symbol	1.0	MHz	2.0 MHz		Unit
			Min	Max	Min	Max	
	Operating Frequency Master Slave	f _{op(m)} f _{op(s)}	dc dc	0.5 1.0	dc dc	0.5 2.0	f _{op} MHz
1	Cycle Time Master Slave	t _{cyc(m)}	2.0 1000	=	2.0 500	_	t _{cyc} ns
2	Enable Lead Time Master (Note 2) Slave	^t lead(m) ^t lead(s)	 500	_	_ 250	_	ns ns
3	Enable Lag Time Master (Note 2) Slave	^t lag(m) ^t lag(s)	 500	_	 250	_	ns ns
4	Clock (SCK) High Time Master Slave	t _w (SCKH)m tw(SCKH)s	680 380	_	340 190	_	ns ns
5	Clock (SCK) Low Time Master Slave	t _{w(SCKL)m}	680 380	_	340 190	_	ns ns
6	Data Setup Time (Inputs) Master Slave	t _{su(m)} t _{su(s)}	100 100	_	100 100	_	ns ns
7	Data Hold Time (Inputs) Master Slave	t _{h(m)} t _{h(s)}	100 100	_	100 100	_	ns ns
8	Access Time (Time to Data Active from High-Imp. State) Slave	ta	0	120	0	120	ns
9	Disable Time (Hold Time to High-Impedance State) Slave	t _{dis}		240	_	240	ns
10	Data Valid (After Enable Edge) (Note 3)	t _{v(s)}	_	240	_	240	ns
11	Data Hold Time (Outputs) (After Enable Edge)	tho	0		0	_	ns
12	Rise Time (20% V _{DD} to 70% V _{DD} , C _L = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t _m t _{rs}	_	100 2.0	_	100 2.0	ns µs
13	Fall Time (70% V _{DD} to 20% V _{DD} , C _L = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS)	t _{fm} t _{fs}	_	100 2.0	_	100 2.0	ns µs

- 1. All timing is shown with respect to 20% $V_{\mbox{\scriptsize DD}}$ and 70% $V_{\mbox{\scriptsize DD}}$, unless otherwise noted.
- 2. Signal production depends on software.
- 3. Assumes 100 pF load on all SPI pins.



NOTE: This first clock edge is generated internally but is not seen at the SCK pin.


a) SPI Master Timing (CPHA = 0)



NOTE: This last clock edge is generated internally but is not seen at the SCK pin.


b) SPI Master Timing (CPHA = 1)

Figure A-10. SPI Timing Diagram (1 of 2)



NOTE: Not defined but normally MSB of character just received.

a) SPI Slave Timing (CPHA = 0)



NOTE: Not defined but normally LSB of character previously transmitted.

b) SPI Slave Timing (CPHA = 1)

Figure A-10. SPI Timing Diagram (2 of 2)

MOTOROLA A-14 SUPPLEMENT TO APPENDIX A

ELECTRICAL CHARACTERISTICS

For More Information On This Product,
Go to: www.freescale.com

MC68L11D3 TECHNICAL DATA

Go to: www.freescale.com

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



MOTOROLA