00329 Low Power Octal ECL/TTL Bidirectional Translator with Register



## 100329

# Low Power Octal ECL/TTL Bidirectional Translator with Register

## **General Description**

The 100329 is an octal registered bidirectional translator designed to convert TTL logic levels to 100K ECL logic levels and vice versa. The direction of the translation is determined by the DIR input. A LOW on the output enable input (OE) holds the ECL outputs in a cut-off state and the TTL outputs at a high impedance level. The outputs change synchronously with the rising edge of the clock input (CP) even though only one output is enabled at the time.

The cut-off state is designed to be more negative than a normal ECL LOW level. This allows the output emitter-followers to turn off when the termination supply is –2.0V, presenting a high impedance to the data bus. This high impedance reduces the termination power and prevents loss of low state noise margin when several loads share the bus

The 100329 is designed with FAST<sup>TM</sup> TTL output buffers, featuring optimal DC drive and capable of quickly charging and discharging highly capacitive loads. All inputs have 50 k $\Omega$  pull-down resistors.

#### **Features**


- Bidirectional translation
- ECL high impedance outputs
- Registered outputs
- FAST TTL outputs
- 3-STATE outputs
- Voltage compensated operating range = -4.2V to -5.7V
- High drive IOS

## **Ordering Code:**


Order Number	Package Number	Package Description
100329PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100329QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100329QI		28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (-40°C to +85°C)

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

## **Connection Diagrams**








© 2000 Fairchild Semiconductor Corporation

# **Logic Symbol**



## **Pin Descriptions**

Pin Names	Description
E <sub>0</sub> –E <sub>7</sub>	ECL Data I/O
E <sub>0</sub> –E <sub>7</sub> T <sub>0</sub> –T <sub>7</sub>	TTL Data I/O
OE	Output Enable Input
CP	Clock Pulse Input (Active Rising Edge)
DIR	Direction Control Input

All pins function at 100K ECL levels except for T<sub>0</sub>-T<sub>7</sub>.

## **Truth Table**


OE	DIR	СР	ECL	TTL	Notes
OL	DIK	CF	Port	Port	Notes
L	L	Χ	Input	Z	(Note 1)(Note 3)
L	Н	Х	LOW	Input	(Note 2)(Note 3)
			(Cut-Off)		
Н	L	\	L	L	(Note 1)
Н	L	_	Н	Н	(Note 1)
Н	L	L	Х	NC	(Note 1)(Note 3)
Н	Н	_	L	L	(Note 2)
Н	Н	_	Н	Н	(Note 2)
Н	Н	L	NC	Χ	(Note 2)(Note 3)

- H = HIGH Voltage Level L = LOW Voltage Level

- X = Don't Care
  Z = High Impedance


  ✓ = LOW-to-HIGH Clock Transition
- NC = No Change
- Note 1: ECL input to TTL output mode.
- Note 2: TTL input to ECL output mode.
- Note 3: Retains data present before CP.

# **Functional Diagram**



Note: DIR and OE use ECL logic levels

## **Detail**



## **Absolute Maximum Ratings**(Note 4)

-65°C to +150°C Storage Temperature (T<sub>STG</sub>)

Maximum Junction Temperature  $(T_j)$  +150°C

-7.0V to +0.5V

V<sub>EE</sub> Pin Potential to Ground Pin V<sub>TTL</sub> Pin Potential to Ground Pin -0.5V to +6.0V

ECL Input Voltage (DC)  $V_{EE}$  to +0.5V

**ECL Output Current** 

(DC Output HIGH) -50 mA TTL Input Voltage (Note 6) -0.5V to +6.0V TTL Input Current (Note 6) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State

3-STATE Output

Current Applied to TTL

Output in LOW State (Max)

ESD (Note 5)

## **Recommended Operating Conditions**

Case Temperature (T<sub>C</sub>) 0°C to +85°C ECL Supply Voltage (V<sub>EE</sub>) -5.7V to -4.2V

TTL Supply Voltage (V<sub>TTL</sub>) +4.5V to +5.5V

Note 4: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical -0.5V to +5.5V Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

twice the rated  $I_{OL}$  (mA) Note 5: ESD testing conforms to MIL-STD-883, Method 3015.

≥2000V Note 6: Either voltage limit or current limit is sufficient to protect inputs.

#### TTL-to-ECL DC Electrical Characteristics

 $V_{EE} = -4.2 \text{V to} -5.7 \text{V}, V_{CC} = V_{CCA} = \text{GND}, T_{C} = 0^{\circ}\text{C to} +85^{\circ}\text{C}, V_{TTL} = +4.5 \text{V to} +5.5 \text{V (Note 7)}$ 

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V <sub>OH</sub>	Output HIGH Voltage	-1025	-955	-870	mV	V <sub>IN</sub> = V <sub>IH</sub> (Max) or V <sub>IL</sub> (Min)
V <sub>OL</sub>	Output LOW Voltage	-1830	-1705	-1620	mV	Loading with 50Ω to –2V
	Cutoff Voltage					OE or DIR LOW,
			-2000	-1950	mV	$V_{IN} = V_{IH}$ (Max) or $V_{IL}$ (Min)
						Loading with $50\Omega$ to $-2V$
V <sub>OHC</sub>	Output HIGH Voltage	-1035			mV	
	Corner Point HIGH	-1035				$V_{IN} = V_{IH}$ (Min) or $V_{IL}$ (Max)
V <sub>OLC</sub>	Output LOW Voltage			-1610	mV	Loading with 50Ω to –2V
	Corner Point LOW			-1010	IIIV	
V <sub>IH</sub>	Input HIGH Voltage	2.0		5.0	V	Over V <sub>TTL</sub> , V <sub>EE</sub> , T <sub>C</sub> Range
V <sub>IL</sub>	Input LOW Voltage	0		0.8	V	Over V <sub>TTL</sub> , V <sub>EE</sub> , T <sub>C</sub> Range
I <sub>IH</sub>	Input HIGH Current			70	μΑ	V <sub>IN</sub> = +2.7V
	Breakdown Test			1.0	mA	$V_{IN} = +5.5V$
I <sub>IL</sub>	Input LOW Current	-700			μΑ	V <sub>IN</sub> = +0.5V
V <sub>FCD</sub>	Input Clamp	-1.2			V	I <sub>IN</sub> = -18 mA
	Diode Voltage	-1.2			V	IIN TO THA
I <sub>EE</sub>	V <sub>EE</sub> Supply Current					LE LOW, OE and DIR HIGH
						Inputs Open
		-189		-94	mA	$V_{EE} = -4.2V \text{ to } -4.8V$
		-199		-94		$V_{EE} = -4.2V \text{ to } -5.7V$

Note 7: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

## **ECL-to-TTL DC Electrical Characteristics**

 ${\rm V_{EE}} = -4.2 \mbox{V to } -5.7 \mbox{V, } \\ {\rm V_{CC}} = \mbox{V}_{CCA} = \mbox{GND, } \\ {\rm T}_{C} = 0^{\circ}\mbox{C to } +85^{\circ}\mbox{C, } \\ {\rm C}_{L} = 50 \mbox{ pF, } \\ {\rm V}_{TTL} = +4.5 \mbox{V to } +5.5 \mbox{V (Note 8)} \\ {\rm C}_{L} = 1.2 \mbox{C}_{L} = 1.2 \mbox{C}_{L$ 

Symbol	Parameter	Min	Тур	Max	Units	Conditions
ОН	Output HIGH Voltage	2.7	3.1		V	$I_{OH} = -3 \text{ mA}, V_{TTL} = 4.75 \text{V}$
		2.4	2.9		V	$I_{OH} = -3 \text{ mA}, V_{TTL} = 4.50 \text{V}$
/ <sub>OL</sub>	Output LOW Voltage		0.3	0.5	V	I <sub>OL</sub> = 24 mA, V <sub>TTL</sub> = 4.50V
/ <sub>IH</sub>	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal
						for All Inputs
V <sub>IL</sub>	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal
						for All Inputs
IH	Input HIGH Current			350	μΑ	V <sub>IN</sub> = V <sub>IH</sub> (Max)
IL	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL}$ (Min)
OZHT	3-STATE Current			70	μΑ	V <sub>OUT</sub> = +2.7V
	Output HIGH					
OZLT	3-STATE Current	-700			μΑ	V <sub>OUT</sub> = +0.5V
	Output LOW					
os	Output Short-Circuit	-225		-100	mA	$V_{OUT} = 0.0V, V_{TTL} = +5.5V$
	Current					
TTL	V <sub>TTL</sub> Supply Current			74	mA	TTL Outputs LOW
				49	mA	TTL Outputs HIGH
				67	mA	TTL Outputs in 3-STATE

Note 8: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

## **DIP TTL-to-ECL AC Electrical Characteristics**

 $\rm V_{EE} = -4.2V$  to  $-5.7V,~V_{TTL} = +4.5V$  to  $+5.5V,~V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	T <sub>C</sub> = 0°C		T <sub>C</sub> = 25°C		T <sub>C</sub> = 85°C		Units	Conditions
Cyllibol		Min	Max	Min	Max	Min	Max	Uiills	Conditions
f <sub>MAX</sub>	Max Toggle Frequency	350		350		350		MHz	
t <sub>PLH</sub>	CP to E <sub>n</sub>	1.7	3.6	1.7	3.7	1.9	3.9	ns	Figures 1, 2
t <sub>PHL</sub>									
t <sub>PZH</sub>	OE to E <sub>n</sub>	1.3	4.2	1.5	4.4	1.7	4.8	ns	Figures 1, 2
	(Cutoff to HIGH)								
t <sub>PHZ</sub>	OE to E <sub>n</sub>	1.5	4.5	1.6	4.5	1.6	4.6	ns	Figures 1, 2
	(HIGH to Cutoff)								
t <sub>PHZ</sub>	DIR to E <sub>n</sub>	1.6	4.3	1.6	4.3	1.7	4.5	ns	Figures 1, 2
	(HIGH to Cutoff)								
t <sub>SET</sub>	T <sub>n</sub> to CP	1.1		1.1		1.1		ns	Figures 1, 2
t <sub>HOLD</sub>	T <sub>n</sub> to CP	1.7		1.7		1.9		ns	Figures 1, 2
t <sub>PW</sub> (H)	Pulse Width CP	2.1		2.1		2.1		ns	Figures 1, 2
t <sub>TLH</sub>	Transition Time	0.6	1.6	0.6	1.6	0.6	1.6	ns	Figures 1, 2
t <sub>THL</sub>	20% to 80%, 80% to 20%								

## **DIP ECL-to-TTL AC Electrical Characteristics**

 $\rm V_{EE} = -4.2V~to~-5.7V,~V_{TTL} = +4.5V~to~+5.5V,~V_{CC} = V_{CCA} = GND,~C_L = 50~pF$ 

Symbol	Parameter	T <sub>C</sub> =	$T_C = 0^{\circ}C$		$T_C = 25^{\circ}C$		T <sub>C</sub> = 85°C		Conditions
Oy.IIIDOI		Min	Max	Min	Max	Min	Max	Units	Conditions
f <sub>MAX</sub>	Max Toggle Frequency	125		125		125		MHz	
t <sub>PLH</sub>	CP to T <sub>n</sub>	3.1	7.2	3.1	7.2	3.3	7.7	ns	Figures 3, 4
$t_{PHL}$									
t <sub>PZH</sub>	OE to T <sub>n</sub>	3.4	8.45	3.7	8.95	4.0	9.7	ns	Figures 3, 5
$t_{PZL}$	(Enable Time)	3.8	9.2	4.0	9.2	4.3	9.95	115	rigules 3, 3
t <sub>PHZ</sub>	OE to T <sub>n</sub>	3.2	8.95	3.3	8.95	3.5	9.2	ns	Figures 3, 5
$t_{PLZ}$	(Disable Time)	3.0	7.7	3.4	8.7	4.1	9.95	115	rigules 5, 5
t <sub>PHZ</sub>	DIR to T <sub>n</sub>	2.7	8.2	2.8	8.7	3.1	8.95	ns	Figures 3, 6
$t_{PLZ}$	(Disable Time)	2.8	7.45	3.1	7.95	4.0	9.2	115	rigules 3, 6
t <sub>SET</sub>	E <sub>n</sub> to CP	1.1		1.1		1.1		ns	Figures 3, 4
t <sub>HOLD</sub>	E <sub>n</sub> to CP	2.1		2.1		2.6		ns	Figures 3, 4
t <sub>PW</sub> (H)	Pulse Width CP	4.1		4.1		4.1		ns	Figures 3, 4

## PLCC and TTL-to-ECL AC Electrical Characteristics

 $\ensuremath{\text{V}_{\text{EE}}} = -4.2\ensuremath{\text{V}}$  to  $-5.7\ensuremath{\text{V}},\ensuremath{\ensuremath{\text{V}_{\text{TTL}}}} = +4.5\ensuremath{\ensuremath{\text{V}}}$  to  $+5.5\ensuremath{\text{V}}$ 

Complete	Parameter	T <sub>C</sub> = 0°C		T <sub>C</sub> = 25°C		$T_C = 85^{\circ}C$		H-H-	Conditions
Symbol		Min	Max	Min	Max	Min	Max	Units	Conditions
f <sub>MAX</sub>	Max Toggle Frequency	350		350		350		MHz	
t <sub>PLH</sub>	CP to E <sub>n</sub>	1.7	3.4	1.7	3.5	1.9	3.7	ns	Figures 1, 2
t <sub>PHL</sub>									
t <sub>PZH</sub>	OE to E <sub>n</sub>	1.3	4.0	1.5	4.2	1.7	4.6	ns	Figures 1, 2
	(Cutoff to HIGH)								
t <sub>PHZ</sub>	OE to E <sub>n</sub>	1.5	4.3	1.6	4.3	1.6	4.4	ns	Figures 1, 2
	(HIGH to Cutoff)								
t <sub>PHZ</sub>	DIR to E <sub>n</sub>	1.6	4.1	1.6	4.1	1.7	4.3	ns	Figures 1, 2
	(HIGH to Cutoff)								
t <sub>SET</sub>	T <sub>n</sub> to CP	1.0		1.0		1.0		ns	Figures 1, 2
t <sub>HOLD</sub>	T <sub>n</sub> to CP	1.7		1.7		1.9		ns	Figures 1, 2
t <sub>PW</sub> (H)	Pulse Width CP	2.0		2.0		2.0		ns	Figures 1, 2
t <sub>TLH</sub>	Transition Time	0.6	1.6	0.6	1.6	0.6	1.6	ns	Figures 1, 2
$t_{THL}$	20% to 80%, 80% to 20%								
toshl	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		200		200		200	ps	(Note 9)
	Data to Output Path								
t <sub>OSLH</sub>	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		200		200		200	ps	(Note 9)
	Data to Output Path								
t <sub>OST</sub>	Maximum Skew Opposite Edge								PLCC Only
	Output-to-Output Variation		650		650		650	ps	(Note 9)
	Data to Output Path								
t <sub>PS</sub>	Maximum Skew								PLCC Only
	Pin (Signal) Transition Variation		650		650		650	ps	(Note 9)
	Data to Output Path								


Note 9: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t<sub>OSHL</sub>), or LOW-to-HIGH (t<sub>OSLH</sub>), or in opposite directions both HL and LH (t<sub>OST</sub>). Parameters t<sub>OST</sub> and t<sub>PS</sub> guaranteed by design.

# **PLCC and ECL-to-TTL AC Electrical Characteristics**

 $V_{EE} = -4.2 V$  to -5.7 V,  $V_{TTL} = +4.5 V$  to +5.5 V,  $C_L = 50 \ pF$ 

Symbol	Parameter	$T_C = 0^{\circ}C$		T <sub>C</sub> = 25°C		T <sub>C</sub> =	85°C	Units	Conditions
Symbol		Min	Max	Min	Max	Min	Max	Ullits	Conditions
MAX	Max Toggle Frequency	125		125		125		MHz	
t <sub>PLH</sub>	CP to T <sub>n</sub>	3.1	7.0	3.1	7.0	3.3	7.5	ns	Figures 3, 4
t <sub>PHL</sub>									
t <sub>PZH</sub>	OE to T <sub>n</sub>	3.4	8.25	3.7	8.75	4.0	9.5	ns	Figures 3, 5
t <sub>PZL</sub>	(Enable Time)	3.8	9.0	4.0	9.0	4.3	9.75		
t <sub>PHZ</sub>	OE to T <sub>n</sub>	3.2	8.75	3.3	8.75	3.5	9.0	ns	Figures 3, 5
t <sub>PLZ</sub>	(Disable Time)	3.0	7.5	3.4	8.5	4.1	9.75		
t <sub>PHZ</sub>	DIR to T <sub>n</sub>	2.7	8.0	2.8	8.5	3.1	8.75	ns	Figures 3, 6
t <sub>PLZ</sub>	(Disable Time)	2.8	7.25	3.1	7.75	4.0	9.0		
t <sub>SET</sub>	E <sub>n</sub> to CP	1.0		1.0		1.0		ns	Figures 3, 4
t <sub>HOLD</sub>	E <sub>n</sub> to CP	2.0		2.0		2.5		ns	Figures 3, 4
t <sub>PW</sub> (H)	Pulse Width CP	4.0		4.0		4.0		ns	Figures 3, 4
toshl	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		600		600		600	ps	(Note 10)
	Data to Output Path								
t <sub>OSLH</sub>	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		850		850		850	ps	(Note 10)
	Data to Output Path								
t <sub>OST</sub>	Maximum Skew Opposite Edge								PLCC Only
	Output-to-Output Variation		1350		1350		1350	ps	(Note 10)
	Data to Output Path								
t <sub>PS</sub>	Maximum Skew								PLCC Only
	Pin (Signal) Transition Variation		950		950		950	ps	(Note 10)
	Data to Output Path								

Note 10: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t<sub>OSHL</sub>), or LOW-to-HIGH (t<sub>OSLH</sub>), or in opposite directions both HL and LH (t<sub>OST</sub>). Parameters t<sub>OST</sub> and t<sub>PS</sub> guaranteed by design.



Note 11:  $R_T = 50\Omega$  termination resistive load. When an input or output is being monitored by a scope,  $R_T$  is supplied by the scope's  $50\Omega$  input resistance. When an input or output is not being monitored, an external  $50\Omega$  resistance must be applied to serve as  $R_T$ .

Note 12: TTL and ECL force signals are brought to the DUT via  $50\Omega$  coax lines.

Note 13:  $V_{TTL}$  is decoupled to ground with 0.1  $\mu$ F,  $V_{EE}$  is decoupled to ground with 0.01  $\mu$ F and  $V_{CC}$  is connected to ground.

#### FIGURE 1. TTL-to-ECL AC Test Circuit

## **Switching Waveforms** (TTL-to-ECL)




FIGURE 2. TTL to ECL Transition—Propagation Delay and Transition Times

#### Test Circuitry (ECL-to-TTL) V<sub>TTL</sub> = 5V $V_{CC} = 0V$ ECL INPUT FORCE/SENSE CIRCUIT -4.5V FECL TTL OUTPUT SENSE CIRCUIT 50Ω COAX LZ/ZL 3-STATE PULL-UP 500Ω E (IN) 450Ω 50Ω COAX **(** 2:1 DIVIDER T (OUT) 100Ω DIR 0E EQUIVALENT CIRCUIT FOR $-2V/50\,\Omega$ TERMINATION 10:1 DIVIDER -1.69V ECL INPUT FORCE/SENSE CIRCUIT $\mathbf{F}_{\mathsf{ECL}}$ ■ ECL INPUT FORCE/SENSE CIRCUIT O SOO COAX 2:1 DIVIDER 100Ω EQUIVALENT CIRCUIT FOR $-2V/50\,\Omega$ TERMINATION -4V

Note 14:  $R_T = 50\Omega$  termination resistive load. When an input or output is being monitored by a scope,  $R_T$  is supplied by the scope's  $50\Omega$  input resistance. When an input or output is not being monitored, an external  $50\Omega$  resistance must be applied to serve as  $R_T$ .


Note 15: The TTL 3-STATE pull-up switch is connected to +7V only for ZL and LZ tests.

Note 16: TTL and ECL force signals are brought to the DUT via  $50\Omega$  coax lines.

Note 17:  $V_{TTL}$  is decoupled to ground with 0.1  $\mu$ F,  $V_{EE}$  is decoupled to ground with 0.01  $\mu$ F and  $V_{CC}$  is connected to ground.


FIGURE 3. ECL-to-TTL AC Test Circuit

# **Switching Waveforms** (ECL-to-TTL)




Note: DIR is LOW, OE is HIGH

FIGURE 4. ECL-to-TTL Transition—Propagation Delay and Transition Times




Note: DIR is LOW

FIGURE 5. ECL-to-TTL Transition, OE to TTL Output, Enable and Disable Times




Note: OE is HIGH

FIGURE 6. ECL-to-TTL Transition, DIR to TTL Output, Disable Time



## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.