

4096-word x 4-bit Fully Decoded Random Access Memory

The HM100484 is ECL 100k compatible, 4096-words by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

Features



- 4096-word x 4-bits organization
- Very high speed address access time: 10ns (max)
- Write pulse width: 7ns (min)
- Power dissipation: 630mW
- Output obtainable by wired-OR

Function Table


Input			Output	Mode
CS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout *	Read

Notes) × : Irrelevant
* : Read Out Noninvert

Block Diagram



Pin Arrangement



Note) The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.



Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

689

Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V _{EE} to V _{CC}	+0.5 to -7.0	V
Input Voltage	V _{in}	+0.5 to V _{EE}	V
Output Current	I _{out}	-30	mA
Storage Temperature	T _{stg}	-65 to +150	°C
Storage Temperature	T _{stg} (Bias)*	-55 to +125	°C

* Under Bias

Electrical Characteristics**DC Characteristics (V_{EE} = -4.5V, R_L = 50Ω to -2.0V, Ta = 0 to +85°C, air flow exceeding 2m/sec)**

item	Symbol	min(B)	typ	max(A)	Unit	Test Condition
Output Voltage	V _{OH}	-1025	-955	-880	mV	V _{in} = V _{IHA} or V _{ILB}
	V _{OL}	-1810	-1715	-1620	mV	
Output Threshold Voltage	V _{OHC}	-1035	—	—	mV	V _{in} = V _{IHB} or V _{ILA}
	V _{OLC}	—	—	-1610	mV	
Input Voltage	V _{IH}	-1165	—	-880	mV	Guaranteed Inputs Voltage
	V _{IL}	-1810	—	-1475	mV	High/Low for All Inputs
Input Current	I _{IH}	—	—	220	μA	V _{in} = V _{IHA}
	I _{IL}	0.5	—	170	μA	$\overline{\text{CS}}$ V _{in} = V _{ILB}
		-50	—	—		Others
Supply Current	I _{EE}	-180	—	—	mA	All Inputs and Outputs Open

AC Characteristics (V_{EE} = -4.5V ±5%, Ta = 0 to +85°C, air flow exceeding 2m/sec)**Read Mode**

Item	Symbol	min	typ	max	Unit	Test Condition
Chip Select Access Time	t _{ACS}	—	—	6	ns	
Chip Select Recovery Time	t _{RCS}	—	—	6	ns	
Address Access Time	t _{AA}	—	—	10	ns	

Write Mode

Item	Symbol	min	typ	max	Unit	Test Condition
Write Pulse Width	t _w	7	—	—	ns	t _{WSA} = t _{WSA} min
Data Setup Time	t _{WSD}	1	—	—	ns	
Data Hold Time	t _{WHD}	2	—	—	ns	
Address Setup Time	t _{WSA}	1	—	—	ns	t _w = t _w min
Address Hold Time	t _{WHA}	2	—	—	ns	
Chip Select Setup Time	t _{WSCS}	1	—	—	ns	
Chip Select Hold Time	t _{WHCS}	2	—	—	ns	
Write Disable Time	t _{WS}	—	—	6	ns	
Write Recovery Time	t _{WR}	—	—	12	ns	

Rise/Fall Time


Item	Symbol	min	typ	max	Unit	Test Condition
Output Rise Time	t_r	—	2	—	ns	
Output Fall Time	t_f	—	2	—	ns	

Capacitance


Item	Symbol	min	typ	max	Unit	Test Condition
Input Capacitance	C_{in}	—	3	—	pF	
Output Capacitance	C_{out}	—	5	—	pF	

Test Circuit and Waveforms


Loading Condition



Input Pulse



Read Mode



Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

Write Mode

