

# **FDS6673BZ**

# P-Channel PowerTrench® MOSFET

-30V, -14.5A, 7.8mΩ

# **General Description**


This P-Channel MOSFET is produced using Fairchild Semiconductor's advanced Power Trench process that has been especially tailored to minimize the on-state resistance.


This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.



#### **Features**

- Max  $r_{DS(on)} = 7.8 \text{m}\Omega$ ,  $V_{GS} = -10 \text{V}$ ,  $I_D = -14.5 \text{A}$
- Max  $r_{DS(on)} = 12m\Omega$ ,  $V_{GS} = -4.5V$ ,  $I_D = -12A$
- Extended V<sub>GS</sub> range (-25V) for battery applications
- HBM ESD protection level of 6.5kV typical (note 3)
- High performance trench technology for extremely low rDS(on)
- High power and current handling capability
- RoHS compliant





# MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage	-30	V
$V_{GS}$	Gate to Source Voltage	±25	V
	Drain Current -Continuous (Note1	a) -14.5	Α
ID D	-Pulsed	-75	Α
	Power Dissipation for Single Operation (Note1	a) 2.5	
$P_{D}$	(Note1	b) 1.2	W
	(Note <sup>2</sup>	c) 1.0	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to 150	°C

## **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance , Junction to Ambient (Note 1a)	50	°C/W
$R_{\theta JC}$	Thermal Resistance , Junction to Case (Note 1)	25	°C/W

# **Package Marking and Ordering Information**

Device Marking	Device	Reel Size	Tape Width	Quantity
FDS6673BZ	FDS6673BZ	13"	12mm	2500 units

# **Electrical Characteristics** T<sub>J</sub> = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30			V
$\frac{\Delta B_{VDSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250\mu A$ , referenced to 25°C		-20		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24V, V_{GS} = 0V$			-1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 25V, V_{DS} = 0V$			±10	μΑ

## On Characteristics (Note 2)

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-1	-1.9	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25°C		8.1		mV/°C
	Drain to Source On Resistance	$V_{GS} = -10V$ , $I_D = -14.5A$		6.5	7.8	
r <sub>DS(on)</sub>		$V_{GS} = -4.5V, I_D = -12A$		9.6	12	mΩ
		$V_{GS} = -10V, I_D = -14.5A$ $T_J = 125^{\circ}C$		9.7	12	11152
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5V, I_{D} = -14.5A$		60		S

# **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 45V V 0V	3500	4700	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = -15V, V <sub>GS</sub> = 0V, f = 1.0MHz	600	800	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1.01/11/2	600	900	рF


# **Switching Characteristics (Note 2)**

t <sub>d(on)</sub>	Turn-On Delay Time		14	26	ns
t <sub>r</sub>	Rise Time	$V_{DD} = -15V, I_{D} = -1A$ $V_{GS} = -10V, R_{GS} = 6\Omega$	16	29	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = -10V, H_{GS} = 852$	225	36	ns
t <sub>f</sub>	Fall Time		105	167	ns
Qg	Total Gate Charge	$V_{DS} = -15V, V_{GS} = -10V,$ $I_{D} = -14.5A$	88	124	nC
$Q_g$	Total Gate Charge	45)/ )/ 5)/	46	65	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	V <sub>DS</sub> = -15V, V <sub>GS</sub> = -5V, ——— I <sub>D</sub> = -14.5A	8		nC
$Q_{gd}$	Gate to Drain Charge	ID = -14.5A	23.5		nC

#### **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = -2.1A$	-0.7	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	$I_F = 14.5A$ , di/dt = 100A/ $\mu$ s		45	ns
Q <sub>rr</sub>	Reverse Recovery Charge	I <sub>F</sub> = 14.5A, di/dt = 100A/μs		34	nC

1: R<sub>0,JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0,JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



a) 50 °C/W (10 sec) when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



ωψψω b) 105 °C/W when mounted on a .04 in<sup>2</sup> pad of 2 oz



c) 125 °C/W when mounted on a minimun pad

Scale 1: 1 on letter size paper

- 2: Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%.
- 3: The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

# Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics





Figure 6. Source to Drain Diode Forward Voltage vs Source Current



6000 CAPACITANCE (pF) 1000 f = 1MHz  $V_{GS} = 0V$ 100 0.1 30 -V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V)

Figure 7. Gate Charge Characteristics

Qg, GATE CHARGE(nC)

60


80

100

0

20

Figure 8. Capacitance vs Drain to Source Voltage







Figure 9.  $I_g vs V_{GS}$ 

Figure 10. Unclamped Inductive Switching Capability






Figure 11. Maximum Continuous Drain Current vs **Ambient Temperature** 

Figure 12. Forward Bias Safe Operating Area






Figure 13. Single Pulse Maximum Power Dissipation




Figure 14. Transient Thermal Response Curve

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ PowerSaver™ **FAST®** ISOPLANAR™ SuperSOT™-6 ActiveArray™  $\mathsf{PowerTrench}^{\circledR}$ SuperSOT™-8  $FASTr^{\intercal_{M}}$ LittleFET™ Bottomless™ FPS™ QFET<sup>®</sup> SyncFET™ MICROCOUPLER™ Build it Now™  $MicroFET^{TM}$ QSTM ТСМ™ FRFET™ TinyLogic<sup>®</sup> CoolFET™ MicroPak™ QT Optoelectronics™ GlobalOptoisolator™  $TINYOPTO^{TM}$  $CROSSVOLT^{TM}$ MICROWIRE™ Quiet Series™  $\mathsf{GTO}^\mathsf{TM}$ RapidConfigure™  $TruTranslation ^{\intercal_{M}}$  $\mathsf{DOME}^\mathsf{TM}$ MSX™ HiSeC™  $\mathsf{UHC}^{\mathsf{TM}}$  $\mathsf{EcoSPARK}^{\mathsf{TM}}$ RapidConnect™  $MSXPro^{TM}$  $I^2C^{TM}$  $\mathsf{UltraFET}^{\circledR}$ E<sup>2</sup>CMOS<sup>TM</sup>  $OCX^{TM}$ uSerDes™ i-Lo™ ScalarPump™ UniFET™ EnSigna™  $OCXPro^{TM}$ ImpliedDisconnect™  $\mathsf{OPTOLOGIC}^{\circledR}$ SILENT SWITCHER®  $VCX^{TM}$ FACT™ IntelliMAX™ OPTOPLANAR™ SMART START™ Wire™ FACT Quiet Series™ PACMAN™ SPM™ Across the board. Around the world.™  $POP^{TM}$ Stealth™ The Power Franchise® Power247™ SuperFET™ Programmable Active Droop™ SuperSOT™-3 PowerEdge™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I18