### INTEGRATED CIRCUITS

# DATA SHEET

FBL2040
3.3V BTL8-bit TTL to BTL transceiver

Product specification IC23 Data Handbook





### 3.3V BTL 8-bit TTL to BTL transceiver

FBL2040

#### **FEATURES**

- 3.3V version of FB2040A with 70% power savings
- 8-bit BTL transceivers
- Separate I/O on TTL A-port
- Inverting
- Drives heavily loaded backplanes with equivalent load impedances down to 10Ω.
- High drive 100mA BTL open collector drivers on B-port
- Allows incident wave switching in heavily loaded backplane buses
- Reduced BTL voltage swing produces less noise and reduces power consumption
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity

- Compatible with IEEE Futurebus+ or proprietary BTL backplanes
- Controlled output ramp and multiple GND pins minimize ground bounce
- Each BTL driver has a dedicated Bus GND for a signal return
- Glitch-free power up/power down operation
- Low I<sub>CC</sub> current
- Tight output skew
- Supports live insertion
- Pins for the optional JTAG boundary scan function are provided
- High density packaging in plastic Quad Flat Pack

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMET	ER	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Aln to Bn		4.4 3.1	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Bn to AOn		3.4 3.2	ns
C <sub>OB</sub>	Output capacitance (B0 - B7 only	y)	4	pF
I <sub>OL</sub>	Output current (B0 - B7 only)		100	mA
		Standby	4	
		AIn to Bn (outputs Low)	8	]
Icc	Supply current	Bn to AOn (outputs Low)	18	mA
		Aln to Bn (outputs High)	13	1
		Bn to AOn (outputs High)	16	1

#### **ORDERING INFORMATION**

PACKAGES	COMMERCIAL RANGE $V_{CC} = 3V\pm10\%$ ; $T_{amb} = -40^{\circ}C$ to +85°C	DRAWING NUMBER
52-pin Plastic Quad Flat Pack (QFP)	FBL2040BB	SOT379-1

#### ABSOLUTE MAXIMUM RATINGS


Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

SYMBOL	PAR	AMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage		-0.5 to +4.6	V
V	lanut valtage	AI0 – AI7, OEB0, <del>OEB1</del> , OEA	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	<u>B0</u> – <u>B7</u>	-0.5 to +3.5	V
I <sub>IN</sub>	Input current		-18 to +5.0	mA
V <sub>OUT</sub>	Voltage applied to output in High outp	out state	-0.5 to +7.0	V
	Current applied to output in Low	A0 – A7	64, –64	A
Гоит	output state	output state B0 – B7		mA
T <sub>amb</sub>	Operating free-air temperature range		-40 to +85	°C
T <sub>STG</sub>	Storage temperature		-65 to +150	°C

### 3.3V BTL 8-bit TTL to BTL transceiver

FBL2040

#### PIN CONFIGURATION



#### **DESCRIPTION**

The FBL2040 is an 8-bit bidirectional BTL transceiver and is intended to provide the electrical interface to a high performance wired-OR bus. The FBL2040 is an inverting transceiver.

The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100mA. Precision band gap references on the B-port insure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55V.

The B-port interfaces to "Backplane Transceiver Logic" (See the IEEE 1194.1 BTL standard). BTL features low power consumption by reducing voltage swing (1Vp-p, between 1V and 2V) and reduced capacitive loading by placing an internal series diode on the drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

The A-port operates at TTL levels with separate I/O. The 3-state A-port drivers are enabled when OEA goes High after an extra 6ns delay which is built in to provide a break-before-make function. When OEA goes Low, A-port drivers become High impedance without any extra delay. During power on/off cycles, the A-port drivers are held in a High impedance state when  $V_{\rm CC}$  is below 1.3V.

The B-port has two output enables, OEB0 and OEB1. When OEB0 is High and OEB1 is Low the output is enabled. When OEB0 is Low

or if  $\overline{OEB1}$  is High, the B-port is inactive and is at the level of the backplane signal.

To support live insertion, OEB0 is held Low during power on/off cycles to insure glitch free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS V pin when at a 3.3V level while  $V_{CC}$  is Low. If live insertion is not a requirement, the BIAS V pin should be tied to a  $V_{CC}$  pin.

The LOGIC GND and BUS GND pins are isolated in the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package.

Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a "hard" signal failure occurs instead of a pattern dependent error that may be very infrequent and impossible to trouble-shoot.

The LOGIC  $V_{CC}$  and BUS  $V_{CC}$  pins are also isolated internally to minimize noise and may be externally decoupled separately or simply tied together.

JTAG boundary scan pins are provided with signals TMS, TCK, TDI and TDO. TMS and TCK are no-connects (no bond wires) and TDI and TDO are shorted together internally. Boundary scan functionality is not implemented at this time.

## 3.3V BTL 8-bit TTL to BTL transceiver

FBL2040

### **PIN DESCRIPTION**

SYMBOL	PIN NUMBER	TYPE	NAME AND FUNCTION
AI0 – AI7	51, 2, 3, 8, 9, 14, 18, 24	Input	Data inputs (TTL)
AO0 – AO7	50, 52, 4, 6, 10, 12, 16, 20	Output	3-state outputs (TTL)
B0 – B7	40, 38, 36, 34, 32, 30, 28, 26	I/O	Data inputs/Open Collector outputs. High current drive (BTL)
OEB0	46	Input	Enables the B outputs when High
OEB1	45	Input	Enables the B outputs when Low
OEA	47	Input	Enables the A outputs when High
BUS GND	41, 39, 37, 35, 33, 31, 29, 27	GND	Bus ground (0V)
LOGIC GND	1, 5, 7, 11, 13, 15	GND	Logic ground (0V)
BUS V <sub>CC</sub>	23, 43	Power	Positive supply voltage
LOGIC V <sub>CC</sub>	49	Power	Positive supply voltage
BG V <sub>CC</sub>	17	Power	Band Gap threshold voltage reference
BG GND	19	GND	Band Gap threshold voltage reference ground
BIAS V	48	Power	Live insertion pre-bias pin
TMS	42	Input	Test Mode Select (optional, if not implemented then no-connect)
TCK	44	Input	Test Clock (optional, if not implemented then no-connect)
TDI	22	Input	Test Data In (optional, if not implemented then shorted to TDO)
TDO	21	Output	Test Data Out (optional, if not implemented then shorted to TDI)
NC	25	NC	No Connect

### **FUNCTION TABLE**

MODE		INPUTS					
WODE	Aln	Bn*	OEB0	OEB1	OEA	AOn	Bn*
	L	_	Н	L	L	Z	H**
Aln to Bn	Н	_	Н	L	L	Z	L
Alli to bli	L	_	Н	L	Н	L	H**
	Н	_	Н	L	Н	Н	L
Disable Bn outputs	Х	Х	L	Х	Х	Х	H**
Disable Bit outputs	Х	Х	Х	Н	Х	Х	H**
	Х	L	L	Х	Н	Н	Input
Bn to AOn	Х	Н	Х	Н	Н	L	Input
BIT TO AOIT	Х	L	Х	Н	Н	Н	Input
	Х	Н	L	Х	Н	L	Input
Disable AOn outputs		Х	Х	Х	L	Z	Х

H\*\* = Goes to level of pull-up voltage

B\* = Precaution should be taken to ensure B inputs do not float. If they do, they are equal to Low state.

## 3.3V BTL 8-bit TTL to BTL transceiver

FBL2040

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETEI			LIMITS		UNIT
STWIBOL	PARAMETER	TANAMETEN		NOM	MAX	ONII
V <sub>CC</sub>	Supply voltage		3.0	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	Except B0-B7	2.0			V
VIH	I light-level input voltage	B0 – B7	1.62	1.55		V
V <sub>IL</sub>	Low-level input voltage	Except B0-B7			0.8	V
۷IL	B0 – B7	B0 – B7			1.47	V
I <sub>IK</sub>	Input clamp current				-18	mA
I <sub>OH</sub>	High-level output current	AO0 – AO7			-32	mA
lo	Low-level output current	AO0 – AO7			32	mA
l <sub>OL</sub>	Low-level output current	B0 – B7			100	ША
C <sub>OB</sub>	Output capacitance on B port			6	7	pF
T <sub>amb</sub>	Operating free-air temperature range		-40		+85	°C


### LIVE INSERTION SPECIFICATIONS

CVMDOL		DADAMETER		LIMITS		UNIT
SYMBOL		PARAMETER	MIN	TYP	MAX	UNII
V <sub>BIASV</sub>	Bias pin voltage	Voltage difference between the Bias voltage and $V_{CC}$ after the PCB is plugged in.	-	-	0.5	V
	Bias pin (I <sub>BIASV</sub> ) input	V <sub>CC</sub> = 0 V, Bias V = 3.6V			1.2	mA
IBIASV	DC current	V <sub>CC</sub> = 3.3V, Bias V = 3.6V			10	μΑ
V <sub>Bn</sub>	Bus voltage during prebias	$\overline{B0} - \overline{B8} = 0V$ , Bias $V = 3.3V$	1.62		2.1	V
I <sub>LM</sub>	Fall current during prebias	$\overline{B0} - \overline{B8} = 2V$ , Bias V = 1.3 to 2.5V			1	μΑ
I <sub>HM</sub>	Rise current during prebias	$\overline{B0} - \overline{B8} = 1V$ , Bias $V = 3$ to 3.6V	-1			μΑ
I <sub>Bn</sub> PEAK	Peak bus current during insertion	$V_{CC} = 0$ to 3.3V, $\overline{B0} - \overline{B8} = 0$ to 2.0V, Bias V = 2.7 to 3.6V, OEB0 = 0.8V, $t_r = 2$ ns			10	mA
I OFF	Downer up ourrent	$V_{CC} = 0$ to 3.3V, OEB0 = 0.8V			100	^
I <sub>OL</sub> OFF	Power up current	$V_{CC} = 0$ to 1.2V, OEB0 = 0 to 5V			100	μΑ
t <sub>GR</sub>	Input glitch rejection	V <sub>CC</sub> = 3.3V	1.0	1.35		ns

### 3.3V BTL 8-bit TTL to BTL transceiver

FBL2040

#### **LOGIC DIAGRAM FOR FBL2040**



### 3.3V BTL 8-bit TTL to BTL transceiver

FBL2040

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

aa.la a.l			Acet conditions 1		limits		
symbol	paramete	er	test conditions <sup>1</sup>	min	typ <sup>2</sup>	max	unit
I <sub>OH</sub>	High level output current	B0 – B7	$V_{CC} = MAX$ , $V_{IL} = MAX$ , $V_{OH} = 1.9V$			100	μΑ
	Power-off output current	B0 – B7	$V_{CC} = 0V$ , $V_{IL} = MAX$ , $V_{OH} = 1.9V$			100	μА
l <sub>OFF</sub>	Power-oil output current	DU - D1	V <sub>CC</sub> = 0V, V <sub>IL</sub> = MAX, V <sub>OH</sub> = 1.9V@85°C			300	μΑ
.,	High-level output	AOO AO73	$V_{CC}$ = MIN to MAX; $I_{OH}$ = -100 $\mu$ A	V <sub>CC</sub> -0.2			V
$V_{OH}$	voltage	AO0 – AO7 <sup>3</sup>	$V_{CC} = MIN; I_{OH} = -8mA$	2.4			V
			$V_{CC} = MIN; I_{OH} = -32mA$	2.0			V
		AO0 – AO7 <sup>3</sup>	V <sub>CC</sub> = MIN; I <sub>OL</sub> = 16mA			0.4	V
$V_{OL}$	Low-level output voltage	A00 = A07	$V_{CC} = MIN; I_{OL} = 32mA$			0.5	V
		<u>B0</u> − <u>B7</u>	$V_{CC} = MIN, I_{OL} = 4mA$	0.5			V
			$V_{CC} = MIN, I_{OL} = 100mA$	0.75	1.0	1.20	l v
$V_{IK}$	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK} = -18mA$		-0.85	-1.2	V
		Control pins	$V_{CC} = 3.6V; V_{I} = V_{CC} \text{ or } 100 \text{mV}$			±1.0	
I <sub>I</sub>	Input leakage current	Control/ AI0 – AI7	$V_{CC} = 0V \text{ or } 3.6V; V_I = 5.5V$			10	μА
•		AI0 – AI7	$V_{CC} = 3.6V; V_{I} = V_{CC}$			1	1
		Note 4	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 100mV			<b>-</b> 5	1
			$V_{CC} = MAX, V_I = 1.9V$			100	μΑ
$I_{IH}$	High-level input current	B0 - B7	$V_{CC} = MAX$ , $V_I = 3.5V$ , note 5	100			mA
			V <sub>CC</sub> = MAX, V <sub>I</sub> = 3.75V, Note 5 @ -40°C	100			l IIIA
I <sub>IL</sub>	Low-level input current	B0 – B7	$V_{CC} = MAX, V_I = 0.75V$			-100	μΑ
$I_{OZH}$	Off-state output current	AO0 – AO7	$V_{CC} = MAX, V_O = 3V$			5	μΑ
I <sub>OZL</sub>	Off-state output current	AO0 – AO7	$V_{CC} = MAX, V_O = 0.5V$			-5	μΑ
I <sub>CCZ</sub>	Supply current		$V_{CC} = MAX$ , outputs disabled, $V_I = GND$ or 0.0		16	31	
Іссн	Oursels summed (tatal)	Б. А	$V_{CC} = MAX$ , outputs High, $V_I = GND$ or 0.0		16	35	1
I <sub>CCL</sub>	Supply current (total)	B→A	V <sub>CC</sub> = MAX, outputs Low, V <sub>I</sub> = GND or 0.0		18	39	mA
I <sub>CCH</sub>	Complete compact (tata!)	Δ . D	$V_{CC} = MAX$ , outputs High, $V_I = GND$ or 0.0		13	30	1
I <sub>CCL</sub>	Supply current (total)	A→B	V <sub>CC</sub> = MAX, outputs Low, V <sub>I</sub> = GND or 0.0		8	16	1

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 3.3V, T<sub>A</sub> = 25°C.
   Due to test equipment limitations, actual test conditions are V<sub>IH</sub> = 1.8V and V<sub>IL</sub> = 1.3V for the B side.
- Unused pins are at V<sub>CC</sub> or GND.
   For B port input voltage between 3 and 5 volt; I<sub>IH</sub> will be greater than 100mA but the part will continue to function normally (clamping circuit is Active). This is not a tested condition.

### 3.3V BTL 8-bit TTL to BTL transceiver

FBL2040

### AC ELECTRICAL CHARACTERISTICS INDUSTRIAL AND COMMERCIAL (A TO B)

SYMBOL	PARAMETER	TEST CONDITION	T <sub>amb</sub> =	+25°C, V <sub>CC</sub> R <sub>L</sub> = 9Ω	= 3.3V,	T <sub>amb</sub> = -40 V <sub>CC</sub> = 3.3 R <sub>L</sub> =	3V±10%,	UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay, Aln to Bn		1.0 1.2	2.7 3.0	5.7 5.1	1.0 1.0	6.3 5.6	ns
t <sub>PLH</sub> t <sub>PHL</sub>	OEB0 to Bn		1.4 2.0	3.1 4.1	5.0 6.4	1.0 1.9	6.1 6.9	ns
t <sub>PLH</sub> t <sub>PHL</sub>	OEB1 to Bn		1.5 1.4	3.3 3.2	5.3 5.0	1.0 1.1	6.0 5.8	ns
t <sub>TLH</sub> t <sub>THL</sub>	Transition time, Bn Port (1.3V to 1.8V)		1.0 1.2	1.7 1.9	2.5 2.5	0.5 0.5	3.0 3.0	ns
t <sub>SK</sub> (O)	Output skew between receivers in same package		0.5	1.0			1.5	ns
t <sub>SK</sub> (P)	Pulse skew  t <sub>PHL</sub> – t <sub>PLH</sub>   MAX		0.3	1.0			1.5	ns

### AC ELECTRICAL CHARACTERISTICS INDUSTRIAL AND COMMERCIAL (A TO B)

SYMBOL	PARAMETER TEST CONDITION		T <sub>amb</sub> =	$T_{amb}$ = +25°C, $V_{CC}$ = 3.3V, $R_L$ = 16.5 $\Omega$			$T_{amb} = -40 \text{ to } +85^{\circ}\text{C},$ $V_{CC} = 3.3\text{V} \pm 10\%,$ $R_{L} = 16.5\Omega$		
			MIN	TYP	MAX	MIN	MAX		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay, Aln to Bn		1.2 1.2	2.8 2.8	4.4 4.6	1.0 1.1	5.2 5.1	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	OEB0 to Bn		1.8 1.8	3.6 3.8	5.6 5.9	1.2 1.7	6.5 6.3	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	OEB1 to Bn		1.6 1.3	3.4 3.0	6.2 4.8	1.0 1.0	6.0 5.6	ns	
t <sub>TLH</sub> t <sub>THL</sub>	Transition time, Bn Port (1.3V to 1.8V)		1.0 1.2	1.7 1.9	2.5 2.5	0.5 0.5	3.0 3.0	ns	
t <sub>SK</sub> (O)	Output skew between receivers in same package		0.5	1.0			1.5	ns	
t <sub>SK</sub> (P)	Pulse skew  t <sub>PHL</sub> – t <sub>PLH</sub>   MAX		0.3	1.0			1.5	ns	

### AC ELECTRICAL CHARACTERISTICS INDUSTRIAL AND COMMERCIAL (B TO A)


SYMBOL	PARAMETER	TEST CONDITION	T <sub>amb</sub> =	+25°C, V <sub>CC</sub>	= 3.3V	T <sub>amb</sub> = -40 V <sub>CC</sub> = 3.	) to +85°C, 3V±10%	UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay, Bn to AOn		1.5 1.7	3.4 3.6	5.4 5.5	1.3 1.5	6.1 6.8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	OEA to AOn		2.1 2.0	4.0 3.7	5.9 5.5	1.9 1.4	6.5 6.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	OEA to AOn		2.0 1.0	1.8 1.0	5.9 4.3	1.8 1.0	6.2 4.8	ns
t <sub>TLH</sub> t <sub>THL</sub>	Transition time, AOn Port (10% to 90% or 90% to 10%)		1.3 1.7	2.2 2.6	2.5 2.5	0.9 0.8	3.0 3.0	ns
t <sub>SK</sub> (O)	Output skew between receivers in same package		0.5	1.0			1.5	ns
t <sub>SK</sub> (P)	Pulse skew  t <sub>PHL</sub> – t <sub>PLH</sub>   MAX		0.3	1.0			1.5	ns

### 3.3V BTL 8-bit TTL to BTL transceiver

FBL2040

SG00078

### **AC WAVEFORMS**




NOTE:  $V_M = 1.55V$  for  $\overline{Bn}$ ,  $V_M = 1.5V$  for all others.


### 3.3V BTL 8-bit TTL to BTL transceiver

FBL2040

#### **TEST CIRCUIT AND WAVEFORMS**




Test Circuit for 3-State Outputs on A Port



 $V_M = 1.55V$  for  $\overline{Bn}$ ,  $V_M = 1.5V$  for all others. Input Pulse Definitions

#### **SWITCH POSITION**

TEST	SWITCH
t <sub>PLZ,</sub> t <sub>PZL</sub>	closed
All other	open



Test Circuit for Outputs on B Port

Family	INPUT PULSE REQUIREMENTS						
FB+	Amplitude	Low V	Rep. Rate	t <sub>W</sub>	t <sub>TLH</sub>	t <sub>THL</sub>	
A Port	3.0V	0.0V	1MHz	500ns	2.5ns	2.5ns	
B Port	2.0V	1.0V	1MHz	500ns	2.5ns	2.5ns	

#### **DEFINITIONS:**

R<sub>L</sub> = Load Resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

CD = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R<sub>U</sub> = Pull up resistor; see AC CHARACTERISTICS for value.


SG00059

### 3.3V BTL 8-bit TTL TO BTL transceiver

74FBL2040

### QFP52: plastic quad flat package; 52 leads (lead length 1.6 mm); body 10 x 10 x 2.0 mm

SOT379-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	Α3	bp	O	D <sup>(1)</sup>	E <sup>(1)</sup>	е	H <sub>D</sub>	HE	L	Lp	Q	٧	w	у	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	2.45	0.45 0.25	2.10 1.95	0.25	0.38 0.22	0.23 0.13	10.1 9.9	10.1 9.9	0.65	13.45 12.95	13.45 12.95	1.60	0.95 0.65	1.05 0.90	0.20	0.12	0.10	1.24 0.95	1.24 0.95	7° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT379-1		MO-108			95-02-04	

### 3.3V BTL 8-bit TTL TO BTL transceiver

74FBL2040

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04973

Let's make things better.

Philips Semiconductors



