

262144-word × 4-bit High Speed Bi-CMOS Static RAM**Description**

CXK5B41020TM is a high speed 1M bit Bi-CMOS static RAM organized as 262144 words by 4 bits. Operating on a single 3.3V supply this asynchronous IC is suitable for use in high speed and low power applications.


Features

- Single 3.3V power supply: $3.3V \pm 0.3V$
- Fast access time 12ns (Max.)
- Low standby current: 10mA (Max.)
- Low power operation 792mW (Max.)
- Package line-up

Dual Vcc/Vss

CXK5B41020TM 400mil 32pin TSOP package



32 pin TSOP (Plastic)

**Function**

262144 word × 4-bit static RAM

Structure

Silicon gate Bi-CMOS IC

Block Diagram**Pin Configuration (Top View)****Pin Description**

Symbol	Description
A0 to A17	Address input
I/O1 to I/O4	Data input/output
CE	Chip enable input
WE	Write enable input
OE	Output enable input
Vcc	+3.3V power supply
GND	Ground
NC	No connection

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Absolute Maximum Ratings

(Ta = 25°C, GND=0V)

Item	Symbol	Rating	Unit
Supply voltage	V _{CC}	-0.5 ^{*1} to +4.6	V
Input voltage	V _{IN}	-0.5 ^{*1} to V _{CC} + 0.5	V
Input and output voltage	V _{I/O}	-0.5 ^{*1} to V _{CC} + 0.5	V
Allowable power dissipaiton	P _D	1.5 ^{*2}	W
Operating temperature	T _{OPR}	0 to +70	°C
Storage temperature	T _{STG}	-55 to +150	°C
Soldering temperature • time	T _{SOLDER}	235 • 10	°C • sec

^{*1} V_{CC}, V_{IN}, V_{I/O} = -2.0V Min. for pulse width less than 5ns.^{*2} Air flow ≥ 1m/s.**Truth Table**

CE	OE	WE	Mode	I/O1 to I/O4	Current
H	x	x	Not selected	High Z	I _{SB1} , I _{SB2}
L	L	H	Read	Data out	I _{CC}
L	x	L	Write	Data in	I _{CC}
L	H	H	Output disable	High Z	I _{CC}

x: "H" or "L"

Recommended Operating Conditions (Ta = 0 to +70°C, GND = 0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V _{CC}	3.0	3.3	3.6	V
Input high voltage	V _{IH}	2.0	—	V _{CC} + 0.3	V
Input low voltage	V _{IL}	-0.3*	—	0.8	V

^{*} V_{IL}=-2.0V Min. for pulse width less than 5ns.

Electrical Characteristics**DC Characteristics**

(Vcc = 3.3V ± 0.3V, GND = 0V, Ta = 0 to +70°C)

Item	Symbol	Conditions	Min.	Typ.*	Max	Unit
Input leakage current	I _{LI}	V _{IN} = GND to Vcc	-10	—	+10	µA
Output leakage current	I _{LO}	$\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ V _{I/O} = GND to Vcc	-10	—	+10	µA
Average operating current	I _{CC}	Cycle: Min. Duty = 100% I _{OUT} = 0mA $\overline{CE} = V_{IL}$ V _{IN} = V _{IH} or V _{IL}	—	—	220	mA
Standby current	I _{SB1}	$\overline{CE} \geq V_{CC} - 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	—	—	10	mA
	I _{SB2}	Cycle: Min. Duty = 100% $\overline{CE} = V_{IH}$ V _{IN} = V _{IH} or V _{IL}	—	—	100	mA
Output high voltage	V _{OH}	I _{OH} = -2.0mA	2.4	—	—	V
Output low voltage	V _{OL}	I _{OL} = 2.0mA	—	—	0.4	V

* Vcc = 3.3V, Ta = 25°C

I/O Capacitance


(Ta = 25°C, f = 1MHz)

Item	Symbol	Conditions	Min.	Typ.	Max	Unit
Input capacitance	C _{IN}	V _{IN} = 0V	—	—	5	pF
I/O capacitance	C _{I/O}	V _{I/O} = 0V	—	—	7	pF

Note) This parameter is sampled and is not 100% tested.**AC Characteristics**

- **AC test condition** (Vcc = 3.3V ± 0.3V, Ta = 0 to +75°C)

Item	Condition
Input pulse high level	V _{IH} = 3.0V
Input pulse low level	V _{IL} = 0.0V
Input rise time	t _r = 2ns
Input fall time	t _f = 2ns
Input and output reference level	1.4V
Output load conditions	Fig. 1



*1. tLZ, tolz, thz, tohz, tow, twhz

*2. Including scope and jig capacitances

Fig. 1

• **Read cycle**

Item	Symbol	-12		Unit
		Min.	Max.	
Read cycle time	t _{RC}	12	—	ns
Address access time	t _{AA}	—	12	ns
Chip enable access time	t _{CO}	—	12	ns
Output enable to output valid	t _{OE}	—	6	ns
Output data hold time	t _{OH}	3	—	ns
Chip enable to output in low Z (\overline{CE})	t _{LZ}	3	—	ns
Output enable to output in low Z (\overline{OE})	t _{OLZ} *	0	—	ns
Chip disable to output in high Z (\overline{CE})	t _{HZ} *	0	6	ns
Output disable to output in high Z (\overline{OE})	t _{OHZ} *	0	6	ns

* Transition is measured $\pm 200\text{mV}$ from steady voltage with specified loading in Fig. 1 1-(2).

This parameter is sampled and is not 100% tested.

• **Write cycle**


Item	Symbol	-12		Unit
		Min.	Max.	
Write cycle time	t _{WC}	12	—	ns
Address valid to end of write	t _{AW}	10	—	ns
Chip enable to end of write	t _{CW}	10	—	ns
Data valid to end of write	t _{DW}	8	—	ns
Data hold from end of write	t _{DH}	0	—	ns
Write pulse width	t _{WP}	10	—	ns
Address set up time	t _{AS}	0	—	ns
Write recovery time	t _{WR}	0	—	ns
Output active from lend of write	t _{Ow} *	4	—	ns
Write to output in high Z	t _{WHZ} *	0	6	ns

* Transition is measured $\pm 200\text{mV}$ from steady voltage with specified loading in Fig. 1 1-(2).


This parameter is sampled and is not 100% tested.

Timing Waveform


- Read cycle (1) : $\overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$




- Read cycle (2) : $\overline{WE} = V_{IH}$



- Write cycle (1) : $\overline{\text{WE}}$ control















- Write cycle (2) : $\overline{\text{CE}}$ control



* Do not apply the data input voltage of the opposite phase to the output while I/O pin is in output condition.

Example of Representative Characteristics








Package Outline

Unit: mm

32PIN TSOP (II) (PLASTIC) 400mil



NOTE: Dimension "*" does not include mold protrusion.

PACKAGE STRUCTURE

SONY CODE	TSOP (II) -32P-L01
EIAJ CODE	TSOP (II) 032-P-0400-A
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY / PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	_____