

## MOS INTEGRATED CIRCUIT $\mu$ PD17P108

### 4 BIT SINGLE-CHIP MICROCONTROLLER

The  $\mu$ PD17P108 is a one-time PROM version of the  $\mu$ PD17108, in which the internal masked ROM of the  $\mu$ PD17108 is replaced with a one-time PROM that can be written to just once.

Since user programs can be written to the PROM, this microcontroller is suited for program evaluation and smalllot production of the  $\mu$ PD17108, or for program evaluation of the  $\mu$ PD17108L.

When reading this document, refer to the publications on the  $\mu$ PD17108.

#### **FEATURES**

17K architecture

: General registers

Pin compatible with the μPD17108 (except for PROM programming function)

Internal one-time PROM: 1K byte (512 x 16 bits)

Instruction execution time: 8  $\mu$ s (at fcc = 1 MHz, RC oscillation Note)

Supply voltage

:  $V_{DD} = 2.5 \text{ to } 6.0 \text{ V (fcc} = 50 \text{ kHz to } 250 \text{ kHz)}$ 

 $V_{DD} = 4.5 \text{ to } 6.0 \text{ V (fcc} = 50 \text{ kHz to } 1 \text{ MHz)}$ 

**Note** The capacitor for RC oscillator is contained in the  $\mu$ PD17P108.

### **APPLICATIONS**

- Controlling electric appliances or toys
- Implementing circuitry consisting of general-purpose logic ICs, using a single chip

#### ORDERING INFORMATION

Part number	Package		
μPD17P108CS	22-pin plastic shrink DIP (300 mil)		
μPD17P108GS	24-pin plastic SOP (300 mil)		

Each device has a different capacity of a built-in capacitor for system clock oscillation of the µPD17P108. This causes the frequency deviation within about 30% even though the connected resistors have the same value. Use the  $\mu$ PD17P104 (ceramic based oscillation) when the deviation is a critical problem.

The information in this document is subject to change without notice.

Document No. U10781EJ3V0DS00 (3rd edition) (Previous No. IC-2684)


Date Published January 1996 P Printed in Japan




### PIN CONFIGURATION (TOP VIEW)

### 22-pin plastic shrink DIP

### (1) Normal operation mode



### (2) PROM programming mode




Caution The parentheses above indicate the level of the pins not used in PROM programming mode.


L: Connect each pin to ground through a pull-down resistor.

### 24-pin plastic SOP

#### (1) Normal operation mode




### (2) PROM programming mode



Caution The parentheses above indicate the level of the pins not used in PROM programming mode.

L: Connect each pin to ground through a pull-down resistor.

### **BLOCK DIAGRAM**



Remark Pin names enclosed in parentheses are used in PROM programming mode.

### CONTENTS

	1.	PINS	
		1.1 PIN FUNCTIONS	
		1.2 EQUIVALENT INPUT/OUTPUT CIRCUITS	6
		1.3 HANDLING UNUSED PINS	8
ŧ		1.4 NOTES ON USE OF THE RESET PIN (FOR NORMAL OPERATION MODE ONLY)	8
	2.	DIFFERENCES BETWEEN THE $\mu$ PD17P108, $\mu$ PD17108, AND $\mu$ PD17108L	9
	3.	WRITING TO AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)	10
		3.1 PROGRAM MEMORY WRITE/VERIFY MODES	10
		3.2 WRITING TO PROGRAM MEMORY	11
		3.3 READING PROGRAM MEMORY	12
	4.	ELECTRICAL CHARACTERISTICS	13
*	5.	CHARACTERISTIC CURVES (FOR REFERENCE)	19
	6.	PACKAGE DRAWINGS	21
	7.	RECOMMENDED SOLDERING CONDITIONS	23
	AP	PENDIX A TINY MICROCONTROLLER FAMILY	24
	ΛP	PENDLY B. DEVELOPMENT TOOLS	25



### 1. PINS

### 1.1 PIN FUNCTIONS

### · Port pins

P <sub>in</sub> Note	I/O	Function	PROM programming mode	Reset	
P0A <sub>0</sub> - P0A <sub>3</sub>	1/0	CMOS (push-pull) 4-bit I/O port (port 0A)	Must be pulled down	High impedance (input mode)	
P0Bo/RLShalt/(MDo)	1/0	For releasing HALT mode	Mode selection pin	High impedance	
P0B1/RLSstop/(MD1)	]	For releasing STOP mode	(MDo - MD2)	(input mode)	
P0B <sub>2</sub> /(MD <sub>2</sub> )		N-ch open-drain 4-bit I/O port (port 0B)			
P0B₃		Withstand voltage of 9 V	Must be pulled down		
P0Co/(D4) - P0C3/(D7)	1/0	CMOS (push-pull) 4-bit I/O port (port 0C)	8-bit data I/O pin (D4 - D7)	High impedance (input mode)	
P0Do/(Do) - P0D3/(D3)		CMOS (push-pull) 4-bit I/O port (port 0D)	8-bit data I/O pin (Do - D3)	High impedance (input mode)	

### · Non-port pins

Pin <b>Note</b>	1/0	Function	PROM programming mode
RESET/(VPP)	Input	System reset input pin	+12.5 V is applied to this pin (VPP).
VDD	_	Power supply pin	Power supply pin (V <sub>DD</sub> ). +6 V is applied to this pin.
GND	_	GND pin	GND pin
OSC <sub>1</sub> /(CLK)	_	Pins for system clock generation	Program memory address update (CLK)
OSCo/(MD3)	_		Mode selection pin (MD <sub>3</sub> )
NC	_	This pin is not internally connected.	•

I/O: Input/output

Note Pin names enclosed in parentheses are used in PROM programming mode.


5




### 1.2 EQUIVALENT INPUT/OUTPUT CIRCUITS

Below are simplified diagrams of the equivalent input/output circuits.


### (1) POA, POC, and POD




### (2) P0Bo and P0B1



### (3) P0B2 and P0B3



### (4) RESET



#### 1.3 HANDLING UNUSED PINS

In normal operation mode, connect unused pins as follows:

女

Table 1-1 Handling Unused Pins

		Pin	Recommended conditions and handling			
		FIII	Internal	External		
ı	Input mode	POA, POB, POC, POD	_	Connect to V <sub>DD</sub> or ground through resistors for each pin. Note		
	Output mode	POA, POC, POD (CMOS ports)		Leave open.		
		P0B (N-ch open-drain port)	Outputs low level.	Leave open.		

Note When a pin is pulled up to Vpp (connected to Vpp through a resistor) or pulled down to ground (connected to ground through a resistor) outside the chip, take the driving capacity and maximum current consumption of a port into consideration. When using high-resistance pull-up or pull-down resistors, apply appropriate countermeasures to ensure that noise is not attracted by the resistors. Although the optimum pull-up or pull-down resistor varies with the application circuit, in general, a resistor of 10 to 100 kilohms is suitable.

Caution To fix the output level of a pin, it is recommended that it should be specified repeatedly within a loop in a program.

### 1.4 NOTES ON USE OF THE RESET PIN (FOR NORMAL OPERATION MODE ONLY)


The  $\overline{\text{RESET}}$  pin has the test mode selecting function for testing the internal operation of the  $\mu\text{PD17P108}$  (IC test), besides the functions shown in **Section 1.1**.


Applying a voltage exceeding V<sub>DD</sub> to the  $\overline{RESET}$  pin causes the  $\mu$ PD17P108 to enter the test mode. When noise exceeding V<sub>DD</sub> comes in during normal operation, the device is switched to the test mode.

For example, if the wiring from the RESET pin is too long, noise may be induced on the wiring, causing this mode switching.

When installing the wiring, lay the wiring in such a way that noise is suppressed as much as possible. If noise yet arises, use an external part to suppress it as shown below.

 Connect a diode with low V<sub>F</sub> between the pin and V<sub>DD</sub>. Connect a capacitor between the pin and VDD.







### 2. DIFFERENCES BETWEEN THE $\mu$ PD17P108, $\mu$ PD17108, AND $\mu$ PD17108L

The  $\mu$ PD17P108 is a one-time PROM version of the  $\mu$ PD17108, in which the internal masked ROM is replaced with a one-time PROM.

Table 2-1 lists the differences between the  $\mu$ PD17P108,  $\mu$ PD17108, and  $\mu$ PD17108L.

The  $\mu$ PD17P108 has the same CPU functions and internal peripheral hardwares as those of  $\mu$ PD17108 and  $\mu$ PD17108L except for its program memory, mask option, oscillation settling time, and supply voltage range.

Part of electrical characteristics is also different between these products. For details of the electrical characteristics, refer to the data sheet of each product.

ltem	μPD17P108	μPD17108	μPD17108L		
ROM	One-time PROM	Masked ROM			
	512 × 16 bits (0000H - 01F	FH)			
Internal pull-up resistors of P0Bo to P0Bo pins	Not provided	Mask option			
Internal pull-up resistors of the RESET pin					
VPP and operation mode selection pins	Provided	Not provided			
Oscillation settling time	16/fcc	8/fcc	A the State of the		
Supply voltage	,	V <sub>DD</sub> = 2.5 to 6.0 V (at fcc = 50 kHz to 250 kHz) V <sub>DD</sub> = V <sub>DD</sub> = 4.5 to 6.0 V (at fcc = 50 kHz to 1 MHz) (at fcc			
Quality grade	Standard	<ul> <li>Standard (μPD17108)</li> </ul>	• Standard (μPD17108L)		
Electrical characteristics	Partially differs between these products. Refer to the data sheet of each product for details.				

Table 2-1 Differences between the  $\mu$ PD17P108,  $\mu$ PD17108, and  $\mu$ PD17108L

- Cautions 1. Although a PROM product is highly compatible with a masked ROM product in respect of functions, they differ in internal ROM circuits and part of electrical characteristics.

  Before changing the PROM product to the masked ROM product in an application system, evaluate the system carefully using the masked ROM product.
  - 2. When the supply voltage and the resistance of a resistor mounted externally are the same, the oscillation frequency of the  $\mu$ PD17P108 is about 10% lower than that of the  $\mu$ PD17108 or  $\mu$ PD17108L. Therefore, when the  $\mu$ PD17108 or  $\mu$ PD17108L is used instead of the  $\mu$ PD17P108, change the resistor externally mounted appropriately.

\*



### 3. WRITING TO AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The  $\mu$ PD17P108's internal program memory consists of a 512  $\times$  16 bit one-time PROM.

Writing to the one-time PROM or verifying the contents of the PROM is accomplished using the pins shown in Table 3-1. Note that address inputs are not used; instead, the address is updated using the clock input from the CLK pin.

Table 3-1 Pins Used When Writing to Program Memory or Verifying Its Contents

Pin	Function
V <sub>PP</sub>	Voltage (+12.5 V) is applied to this pin when writing to program memory or verifying its contents.
Vod	Power supply pin. +6 V is applied to this pin when writing to program memory or verifying its contents.
RESET	System reset input pin. Apply the specific signal to this pin to initialize the conditions of the microcontroller before switching to the program memory write/verify mode.
CLK	Input pin for address update clocks used when writing to program memory or verifying its contents.  Input of four pulses to this pin updates the address of the program memory.
MDo - MD3	Input pins that select an operation mode when writing to program memory or verifying its contents
Do - D7	Input/output pins for 8-bit data used when writing to program memory or verifying its contents

#### 3.1 PROGRAM MEMORY WRITE/VERIFY MODES

If +6 V is applied to the V<sub>DD</sub> pin and +12.5 V is applied to the V<sub>PP</sub> pin after a certain duration of reset status (V<sub>DD</sub> = 5 V,  $\overline{\text{RESET}}$  = 0 V), the  $\mu$ PD17P108 enters program memory write/verify mode. A specific operating mode is then selected by setting the MD<sub>0</sub> through MD<sub>3</sub> pins as follows. Connect each pin not listed in Table 3-1 to ground through a pull-down resistor.

Table 3-2 Specification of Operating Modes

	Ор	erating mod	le specifica	tion	Operating mode				
Vpp	Voo	MD₀	MD <sub>1</sub>	MD <sub>2</sub>	MD₃	Operating mode			
+12.5 V	+6 V	Н	L	Н	L	Program memory address clear mode			
		L	Н	Н	Н	Write mode			
		Ļ	L	Н	н	Verify mode			
		Н	×	Н	н	Program inhibit mode			

x: Don't care. L (low) or H (high)

\*


\*

#### 3.2 WRITING TO PROGRAM MEMORY

The procedure for writing to program memory is described below; high-speed write is possible.

- (1) Pull down the levels of all unused pins to GND by means of resistors. Bring the CLK pin to low level.
- (2) Apply 5 V to the VDD pin and bring the VPP pin to low level.
- (3) Wait 10  $\mu$ s. Then apply 5 V to the VPP pin.
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to the VDD pin and 12.5 V to the VPP pin.
- (6) Select program inhibit mode.
- (7) Write data in 1-ms write mode.
- (8) Select program inhibit mode.
- (9) Select verify mode. If the write operation is found successful, proceed to step (10). If the operation is found unsuccessful, repeat steps (7) to (9).
- (10) Perform additional write for X (number of repetitions of steps (7) to (9))  $\times$  1 ms.
- (11) Select program inhibit mode.
- (12) Increment the program memory address by one on reception of four pulses on the CLK pin.
- (13) Repeat steps (7) to (12) until the last address is reached.
- (14) Select program memory address clear mode.
- (15) Apply 5 V to the VDD and VPP pins.
- (16) Turn power off.

A timing chart for program memory writing steps (2) to (12) is shown below.






#### 3.3 READING PROGRAM MEMORY

- (1) Pull down the levels of all unused pins to GND by means of resistors. Bring the CLK pin to low level.
- (2) Apply 5 V to the VDD pin and bring the VPP pin to low level.
- (3) Wait 10  $\mu$ s. Then apply 5 V to the VPP pin.
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to the VDD pin and 12.5 V to the VPP pin.
- (6) Select program inhibit mode.
- (7) Select verify mode. Data is output sequentially one address at a time for every four input clock pulses on the CLK pin.
- (8) Select program inhibit mode.
- (9) Select program memory address clear mode.
- (10) Apply 5 V to the VDD and VPP pins.
- (11) Turn power off.

A timing chart for program memory reading steps (2) to (9) is shown below.





### 4. ELECTRICAL CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)

Parameter	Symbol		Conditions	Rated value	Unit
Supply voltage	V <sub>DD</sub>			-0.3 to +7.0	٧
PROM supply voltage	VPP			-0.3 to +13.5	V
Input voltage	Vi	POA, POC	, POD, RESET	-0.3 to V <sub>DD</sub> + 0.3	V
		POB		-0.3 to +11	V
Output voltage	Vo	POA, POC	, POD	-0.3 to V <sub>DD</sub> + 0.3	V
		P0B		-0.3 to +11	V
High-level output current	Іон	Each of P0A, P0C, and P0D		-5	mA
		Total of al	l output pins	-15	mA
Low-level output current	loL	Each of P0A, P0B, P0C, and P0D		30	mA
		Total of al	I output pins	100	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C
Allowable dissipation	P₫	T <sub>A</sub> = 85°C	22-pin plastic shrink DIP	400	mW
			24-pin plastic SOP	250	

Caution Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values.

### CAPACITANCE (TA = 25 °C, VDD = 0 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	Cin	f = 1 MHz			15	ρF
I/O capacitance	Сю	0 V for pins other than pins to be measured			15	pF

I/O: Input/output



### DC CHARACTERISTICS (TA = -40 to +85 °C, VDD = 2.5 to 6.0 V)

Parameter	Symbol		Conditions	Min.	Тур.	Max.	Unit
High-level input	ViH1	POA, POC, P	OD	0.7Vpb		V <sub>DD</sub>	٧
voltage	V <sub>IH2</sub>	RESET		0.8Vpb		VDD	٧
	Vінз	POB		0.8V <sub>DD</sub>		9	٧
Low-level input	VIL1	POA, POC, P	OD	0		0.3V <sub>DD</sub>	V
voltage	VIL2	RESET		0		0.2V <sub>DD</sub>	V
	VIL3	POB		0		0.2V <sub>DD</sub>	V
High-level output voltage	Vон	POA, POC, P VDD = 4.5 to	0D 6.0 V, Іон = -2 mA	V <sub>DD</sub> - 2.0			٧
		POA, POC, P	0D, Iон = -200 μA	V <sub>DD</sub> - 1.0			V
Low-level output voltage	<b>V</b> ol	POA, POB, Pob = 4.5 to	0C, P0D 6.0 V, loL = 15 mA			2.0	V
		POA, POB, P	OC, POD, lot = 600 $\mu$ A			0.5	V
High-level input leak-	1шн1	POA, POC, P	OD, Vin = Vod			5	μΑ
age current	1гін2	POB, Vin = V	DD			5	μΑ
	Ішнз	P0B, Vin = 9	V			10	μΑ
Low-level input leak-	luil1	POA, POC, P	0D, Vin = 0 V			5	μΑ
age current	lul2	P0B, VIN = 0	V			-5	μΑ
High-level output leak-	Ісоні	POA, POC, P	OD, Vout = Vdd			5	μΑ
age current	110н2	P0B, Vouт = '	Voo			5	μΑ
	Ігонз	Р0В, Vоит = 1	9 V			10	μΑ
Low-level output leak- age current	Ιιοι	POA, POB, P	OC, POD, Vout = 0 V		And the second is made . Second shell by a second second	<b>-</b> 5	μΑ
Power supply current	I <sub>DD1</sub>	Operation mode	V <sub>DD</sub> = 5 V ±10 %, fcc = 1.0 MHz ±20 %		1.5	3.0	mA
			V <sub>DD</sub> = 3 V ±10 %, fcc = 250 kHz ±20 %		500	900	μΑ
	loo2	HALT mode	V <sub>DD</sub> = 5 V ±10 %, fcc = 1.0 MHz ±20 %		1.3	2.5	mA
			V <sub>DD</sub> = 3 V ±10 %, fcc = 250 kHz ±20 %		350	800	μΑ
	IDD3	STOP mode	V <sub>DD</sub> = 5 V ±10 %		10	50	μΑ
			V <sub>DD</sub> = 3 V ±10 %		8	45	μΑ

## CHARACTERISTICS OF DATA MEMORY FOR HOLDING DATA ON LOW SUPPLY VOLTAGE IN THE STOP MODE ( $T_A = -40 \text{ to } +85 \text{ °C}$ )


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Data hold supply voltage	VDDDR		2.0		6.0	· V
Data hold supply current	Гооря	VDDDR = 2.0 V		0.1	5.0	μΑ

### AC CHARACTERISTICS ( $T_A = -40 \text{ to } +85 \text{ °C}$ , $V_{DD} = 2.5 \text{ to } 6.0 \text{ V}$ )

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CPU clock cycle time (instruction execution	tcy	V <sub>DD</sub> = 4.5 to 6.0 V	6.6		160	μs
time)			22.8		160	μs
RLSHALT, RLSSTOP high	trish		10			μs
level width						
RESET low level width	tası		10			μs

Remark toy = 8/fcc (fcc: frequency of system clock oscillator)

### RLSHALT and RLSstop input timing



### **RESET** input timing






### SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85 °C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
System clock oscilla- fcc	fcc	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Rosc} = 22 \text{ k}\Omega$	800	1000	1200	kHz
tion frequency		$V_{DD} = 2.7$ to 3.3 V, $Rosc = 91 \text{ k}\Omega$	200	250	300	kHz
		$V_{DD}$ = 2.5 to 6.0 V, $Rosc$ = 91 k $\Omega$	150	250	350	kHz

Caution The above conditions do not allow a resistance error.



DC PROGRAMMING CHARACTERISTICS (TA = 25 °C, VDD =  $6.0 \pm 0.25$  V, VPP =  $12.5 \pm 0.5$  V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input voltage high	V <sub>IH1</sub>	Except OSC <sub>1</sub>	0.7Vpp		VDD	٧
	V <sub>IH2</sub>	OSC <sub>1</sub>	V <sub>DD</sub> - 0.5		Vop	V
Input voltage low	VIL1	Except OSC <sub>1</sub>	0		0.3V <sub>DD</sub>	V
	V <sub>IL2</sub>	OSC <sub>1</sub>	0		0.4	V
Input leakage current	lu	VIN = VIL OF VIH			10	μΑ
Output voltage high	Vон	lон =1 mA	V <sub>DD</sub> - 1.0			٧
Output voltage low	Vol	loL = 1.6 mA			0.4	٧
V <sub>DD</sub> power supply current	loo				30	mA
VPP power supply current	Ірр	MD0 = V <sub>IL</sub> , MD1 = V <sub>IH</sub>			30	mA

Cautions 1. VPP must be under +13.5 V including overshoot.

2. VDD must be applied before VPP on and must be off after VPP off.



### AC PROGRAMMING CHARACTERISTICS (TA = 25 °C, VDD = $6.0 \pm 0.25$ V, VPP = $12.5 \pm 0.5$ V)


Parameter	Symbol	Note 1	Conditions	Min.	Тур.	Max.	Unit
Address setup time Note 2 to MDoJ	ÎAS	tas	CONTROL OF STREET STREET, STREET STREET, STREET STREET, STREET	2	71	CONTRACTOR PRODUCT STREET BASEAUT CV STAARDA	μs
MD₁ setup time to MD₀↓	ÎM1S	toes		2			μs
Data setup time to MD₀↓	tos	tos		2			μs
Address hold time Note 2 to MDo↑	tah	îан		2			μs
Data hold time to MD₀↑	tон	tон		. 2			μs
Delay from MD₀↑ to data output float	ÜDF	tor		0		130	ns
V <sub>PP</sub> setup time to MD₃↑	îves	ÎVPS		2			με
V <sub>DD</sub> setup time to MD₃↑	tvos	tvcs	Charles and the control of the contr	2	##F7#EEEE 14786011.##10.##########		μs
Initial program pulse width	tew	tpw		0.95	1.0	1.05	rns
Additional program pulse width	topw	îopw		0.95		21.0	ms
MD₀ setup time to MD₁↑	twos	tces		2			με
Delay from MD₀↓ to data output	tov	<b>t</b> ov	MD0 = MD1 = VIL			1	μs
MD₁ hold time to MD₀↑	tмін	tоен	tм1+ tм1n ≥ 50 μs	2			μs
MD₁ recovery time to MD₀↓	tm1R	lon		2			μs
Program counter reset time	tpcR	<u> </u>		10			μs
CLK input high, low level range	txx, txL			0.42			μs
CLK input frequency	fx					1.2	MHz
Initial mode set time	tı		A September 2015 (September September 2) and Color Col	2			μs
MD₃ setup time to MD₁↑	Ĺмзs	_		2	ATTOWNOOTHER DEATH WITHOUT TO WICK VI		μs
MD <sub>3</sub> hold time to MD <sub>1</sub> J	tмзн	_		2			μs
MD₃ setup time to MD₀↓	1M3SR		Read program memory	2			μs
Delay from address Note 2 to data output	ÎDAD	tacc	Read program memory			2	μs
Hold time from address Note 2 to data output	thad	tон	Read program memory	0		130	ns
MD <sub>3</sub> hold time to MD <sub>0</sub> ↑	tмэня		Read program memory	2			μs
Delay from MD₃↓ to data output float	ÎDFR		Read program memory			2	μs
Reset setup time	ÎRES			10			μs

**Notes 1.** Symbols used for  $\mu$ PD27C256A (The  $\mu$ PD27C256A is used for maintenance.)


2. The internal address is incremented by one at the falling edge of the third clock (CLK) input.



### Write program memory timing




### Read program memory timing





### 5. CHARACTERISTIC CURVES (FOR REFERENCE)


fcc vs. V<sub>DD</sub> for Operation Guarantee Range ( $T_A = -40$  to +85 °C)




Rosc vs. Von for Operation Guarantee Range (TA = -40 to +85 °C)








Caution The absolute maximum rating of the current is 30 mA per pin.





Caution The absolute maximum rating of the current is -5 mA per pin.

### 6. PACKAGE DRAWINGS

### 22 PIN PLASTIC SHRINK DIP (300 mil)








### **NOTES**

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
Α	23.12 MAX.	0.911 MAX.
В	2.67 MAX.	0,106 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.85 MIN.	0.033 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
1	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	7.62 (T.P.)	0.300 (T.P.)
L	6.5	0.256
М	0.25 <sup>+0.10</sup> -0.05	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°


S22C-70-300B-1

### 24 PIN PLASTIC SOP (300 mil)



detail of lead end





### NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	15.54 MAX.	0.612 MAX.
В	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$
E	0.1±0.1	0.004±0.004
F	1.8 MAX.	0.071 MAX.
G	1.55	0.061
Н	7.7±0.3	0.303±0.012
1	5.6	0.220
J	1.1	0.043
К	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$
L	0.6±0.2	0.024+0.008
M	0.12	0.005
N	0.10	0.004
Р	3°+7°	3°+7°

P24GM-50-300B-4



### 7. RECOMMENDED SOLDERING CONDITIONS

The conditions listed below shall be met when soldering the  $\mu$ PD17P108.

For details of the recommended soldering conditions, refer to our document *SMD Surface Mount Technology Manual* (IEI-1207).

Please consult with our sales offices in case any other soldering process is used, or in case soldering is done under different conditions.

Table 7-1 Soldering Conditions for Surface-Mount Devices

 $\mu$ PD17P108GS: 24-pin plastic SOP (300 mil)

Soldering process	Soldering conditions
Partial heating method	Terminal temperature: 300 °C or less
	Flow time: 3 seconds or less (for each side of device)

Table 7-2 Soldering Conditions for Through Hole Mount Devices

 $\mu$ PD17P108CS: 22-pin plastic shrink DIP (300 mil)

Soldering process	Soldering conditions			
Wave soldering (only for terminals)	Solder temperature: 260 °C or less Flow time: 10 seconds or less			
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each terminal)			

Caution In wave soldering, apply solder only to the terminals. Care must be taken that jet solder does not come in contact with the main body of the package.

23



### APPENDIX A TINY MICROCONTROLLER FAMILY

Product name	μPD17103	μPD17103L	μPD17P103	μPD17104	μPD17104L	μPD17P104		
ROM capacity	Masked ROM	to the second	One-time PROM	Masked ROM	<u>Ф. — , № 6 Антонуй комунску в получил уческую и поличили до</u>	One-time PROM		
	1K byte (512 ×	16 bits)		dans and the same of the same				
RAM capacity	16 × 4 bits	× 4 bits						
Number of input/output port pins Note	11 (3)	16 (4)						
System clock	Ceramic oscilla	Ceramic oscillation						
Instruction execution time	1 '		2 μs (at fx = 8 MHz)		8 μs (at fx = 2 MHz)	2 μs (at fx = 8 MHz)		
Standby function	HALT, STOP	<u> </u>			Angelonger of the second of th	Annual Commission of the Part of the Commission		
Supply voltage	• 2.7 to 6.0 V (at fx = 500 kHz to 2 MHz) • 4.5 to 6.0 V	• 1.8 to 3.6 V (at fx = 500 kHz to 2 MHz)	<ul> <li>2.7 to 6.0 V</li> <li>(at fx = 500 kH</li> <li>4.5 to 6.0 V</li> <li>(at fx = 500 kH</li> </ul>		• 1.8 to 3.6 V (at fx = 500 kHz to 2 MHz)	<ul> <li>2.7 to 6.0 V (at fx = 500 kHz to 2 MHz)</li> <li>4.5 to 6.0 V (at</li> </ul>		
	(at fx = 500 kHz to 8 MHz)					fx = 500 kHz to 8 MHz)		
Package	• 16-pin DIP • 16-pin SOP			• 22-pin shrink	• 24-pin SOP			
One-time PROM	μPD17P103		_	μPD17P104		<del>-</del>		

Product name	μPD17107	μPD17107L	μPD17P107	μPD17108	μPD17108L	μPD17P108			
ROM capacity	Masked ROM	об у сост, ступитующих состоя приводу заможения существу delicities on	One-time PROM	Masked ROM	One-time PROM				
	1K byte (512 ×	16 bits)							
RAM capacity	16 × 4 bits	6 × 4 bits							
Number of input/output port pinsNote	11 (3)	1 (3)							
System clock	RC oscillation								
Instruction execution time		40 μs (at fcc = 200 kHz)	8 μs (at fcc = 1 MHz)		40 μs (at fcc = 200 kHz)	8 μs (at fcc = 1 MHz)			
Standby function	HALT, STOP								
Supply voltage	<ul> <li>2.5 to 6.0 V (at fcc = 50 kHz) to 250 kHz)</li> <li>4.5 to 6.0 V (at fcc = 50 kHz to 1 MHz)</li> </ul>	• 1.5 to 3.6 V (at fcc = 50 kHz to 250 kHz)	• 2.5 to 6.0 V (at fcc = 50 kHz to 250 kHz) • 4.5 to 6.0 V (at fcc = 50 kHz to 1 MHz)		• 1.5 to 3.6 V (at fcc = 50 kHz to 250 kHz)	<ul> <li>2.5 to 6.0 V (at fcc = 50 kHz) to 250 kHz)</li> <li>4.5 to 6.0 V (at fcc = 50 kHz) to 1 MHz)</li> </ul>			
Package	• 16-pin DIP	• 16-pin SOP		• 22-pin shrink	• 24-pin SOP				
One-time PROM	μPD17P107			μPD17P108	_				

**Note** A number enclosed in parentheses indicates the number of the N-ch open-drain outputs. N-ch open-drain outputs can be connected to internal pull-up resistors by specifying the mask option.

**Remark** The  $\mu$ PD17P108 can be used to evaluate programs for the  $\mu$ PD17108L. Note, however, that the allowable supply voltages for the  $\mu$ PD17P108 and  $\mu$ PD17108L do not fall in the same range.

### APPENDIX B DEVELOPMENT TOOLS

The following support tools are available for developing programs for the  $\mu$ PD17P108.

### Hardware

Name	Description
In-circuit emulator [IE-17K IE-17K-ETNote 1 EMU-17KNote 2	The IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators applicable to the 17K series. The IE-17K and IE-17K-ET are connected to the PC-9800 series (host machine) or IBM PC/ATTM through the RS-232-C interface. The EMU-17K is inserted into the extension slot of the PC-9800 series (host machine). Use the system evaluation board (SE board) corresponding to each product together with one of these in-circuit emulators. SIMPLEHOST®, a man machine interface, implements an advanced debug environment. The EMU-17K also enables user to check the contents of the data memory in real time.
SE board (SE-17108)	The SE-17108 is an SE board for the μPD17108, μPD17108L, or μPD17P108. It is used solely for evaluating the system. It is also used for debugging in combination with the incircuit emulator.
Emulation probe (EP-17104CX)	The EP-17104CX is an emulation probe for the μPD17108, μPD17108L, μPD17P108, μPD17104L, or μPD17P104.
PROM programmer  AF-9703Note 3  AF-9704Note 3  AF-9705Note 3  AF-9706Note 3	The AF-9703, AF-9704, AF-9705, and AF-9706 are PROM programmers for the μPD17P108.  Use one of these PROM programmers with the program adapter, AF-9799, to write a program into the μPD17P108.
Program adapter (AF-9799Note 3)	The AF-9799 is a socket unit for the $\mu$ PD17P103, $\mu$ PD17P104, $\mu$ PD17P107 or $\mu$ PD17P108. It is used with the AF-9703, AF-9704, AF-9705, or AF-9706.

Notes 1. Low-end model, operating on an external power supply

- 2. The EMU-17K is a product of IC Co., Ltd. Contact IC Co., Ltd. (Tokyo, 03-3447-3793) for details.
- 3. The AF-9703, AF-9704, AF-9705, AF-9706, and AF-9799 are products of Ando Electric Co., Ltd. Contact Ando Electric Co., Ltd. (Tokyo, 03-3733-1151) for details.

\*

\*

^

\*



### Software

Name	Description	Host machine	05	3	Distribution media	Part number
17K series assembler	AS17K is an assembler applicable to the 17K series.	PC-9800 MS-DOS <sup>TM</sup> series		5.25-inch, 2HD	μS5A10AS17K	
(AS17K) In developing μPD17P108 programs, AS17K is used in combination with a device file (AS17103).					μS5A13AS17K	
		IBM PC/AT	PC DOS TM		5.25-inch, 2HC	μS7B10AS17K
					3.5-inch, 2HC	μS7B13AS17K
Device file (AS17103)	AS17103 is a device file for the μPD17108 and μPD17P108.	PC-9800 series	MS-DOS		5.25-inch, 2HD	μS5A10AS17103 Note
	It is used together with the assembler (AS17K), which is applicable to the 17K series.				3.5-inch, 2HD	μS5A13AS17103
		IBM PC/AT			5.25-inch, 2HC	μS7B10AS17103 Note
					3.5-inch, 2HC	μS7B13AS17103 Note
Support software (SIMPLEHOST)	SIMPLEHOST, running under Windows <sup>TM</sup> , provides man-	PC-9800 series	MS-DOS	Windows	5.25-inch, 2HD	μS5A10IE17K
	machine-interface in develop- ing programs by using a				3.5-inch, 2HD	μS5A13IE17K
	personal computer and incircuit emulator.	IBM PC/AT	PC DOS		5.25-inch, 2HC	μS7B10IE17K
					3.5-inch, 2HC	μS7B13IE17K

Note The  $\mu$ SxxxAS17103 contains a device file for the  $\mu$ PD17103,  $\mu$ PD17104,  $\mu$ PD17107,  $\mu$ PD17108,  $\mu$ PD17103L,  $\mu$ PD17104L,  $\mu$ PD17107L, and  $\mu$ PD17108L.

\* Remark The following table lists the versions of the operating systems described in the above table.

os	Versions
MS-DOS	Ver. 3.30 to Ver. 5.00ANote
PC DOS	Ver. 3.1 to Ver. 5.0Note
Windows	Ver. 3.0 to Ver. 3.1

Note MS-DOS versions 5.00 and 5.00A and PC DOS Ver. 5.0 are provided with a task swap function. This function, however, cannot be used in these software packages.

#### Cautions on CMOS Devices

### 1 Countermeasures against static electricity for all MOSs

### Caution When handling MOS devices, take care so that they are not electrostatically charged.

Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins.

Also handle boards on which MOS devices are mounted in the same way.

### 2 CMOS-specific handling of unused input pins

### Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the VDD or GND pin through a resistor.

If handling of unused pins is documented, follow the instructions in the document.

### 3 Statuses of all MOS devices at initialization

### Caution The initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.

# SIMPLEHOST is a registered trademark of NEC Corporation. MS-DOS and Windows are trademarks of Microsoft Corporation. PC/AT and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.