

No. 4849

LB1871, 1871M

# Three-Phase Brushless Motor Driver

### Overview

The LB1871 and LB1871M are three-phase brushless motor driver ICs that are optimal for LBP and LBF polygon mirror motor drive. The LB1871 and LB1871M are versions of the LB1870 and LB1870M in which the value of the divisor has been changed.


### **Functions and Features**

- Single-chip implementation of all circuits required for LBP polygon mirror motor drive (speed control and driver circuits)
- Low motor drive noise level due to the current linear drive scheme implemented by these ICs. Also, small capacitors suffice for motor output oscillation suppression, with certain motors not requiring these capacitors at all.
- Extremely high rotational precision provided by PLL speed control.
- · Built-in phase lock detector output
- Four motor speed modes set by switching the clock divider provided under internal clock/crystal oscillator operation. This supports 240, 300, 400 and 480 dpi.
- · Use of an external clock allows arbitrary motor speeds.
- · Built-in FG and integrating amplifiers
- Full set of built-in protection circuits, including current limiter, undervoltage protection, and thermal protection circuits.


## Package Dimensions

unit: mm

### 3147A-DIP28HS



#### 3129-MFP36SLF



# **Specifications**

### Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		30	V
Maximum output current	I <sub>O</sub> max	T < 0.1 s	1.0	A
Allowable power dissipation (1)	Pd max1-1	Independent IC (DIP28HS)	3.0	w
	Pd max1-2	Independent IC (MFP36SLF)	0.95	W
Allowable power dissipation (2)	Pd max2	With an arbitrarily large heat sink	20	W
Operating temperature	Topr		-20 to +80	°C
Storage temperature	Tstg		-55 to +150	°C

# Allowable Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	V <sub>CC</sub>		20 to 28	V
6.3 V fixed voltage output current	IREG		0 to -15	mA
LD pin voltage	V <sub>LD</sub>		0 to +28	V
FGS pin voltage	V <sub>FGS</sub>		0 to +28	v
LD pin output current	ILD		0 to +10	mA.
FGS pin output current	I <sub>FGS</sub>		0 to +5	mA


# Electrical Characteristics at Ta = 25°C, $V_{CC}$ = 24 V


Current drain         ICC         Stop mode         2.2         3.2         mA           [Output sabration voltage]: Vacot = 3.5 V         V Salt_1, 10 = 0.6 A, R <sub>1</sub> = 0 Ω         1.8         2.5         V V           Source (2)         V Salt_2, 10 = 0.3 A, R <sub>1</sub> = 0 Ω         1.0         1.6         2.23         V           Sink (1)         V Salt_2, 10 = 0.3 A, R <sub>1</sub> = 0 Ω         1.0         0.5         1.0         V           Cutput leakage current         Io_10, EA, R_1 = 0 Ω         1.0         0.5         1.0         V           Cutput voltage current         Io_10, EA, R_1 = 0 Ω         1.0         0.0         1.0         0.0         µ           (6.3 Vised voltage output)         VCCD = 20 to 28 V         1.0         2.0         1.0         2.0         mV         1.0         2.0         mV         1.0         2.0         mV         1.0         0.0         1.0 <t< th=""><th>Parameter</th><th>Symbol</th><th>Conditions</th><th>min</th><th>typ</th><th>max</th><th>Unit</th></t<>	Parameter	Symbol	Conditions	min	typ	max	Unit
	Current drain	lcc	Stop mode		<del>                                     </del>		
Source (2)         Vasit₁₂ (1)         0 = 0.3 A, R₁ = 0 Ω         1.6         2.3         V           Sink (1)         Vasi₂₁ (2)         0 = 0.5 A, R₁ = 0 Ω         0.5         1.0         V           Sink (2)         Vasi₂₂ (2)         0 = 0.3 A, R₁ = 0 Ω         0.25         0.7         V           Cutput leakage current (20, LEAK)         V <sub>CO</sub> = 28 V         0         0.25         0.70         V           Cutput leakage current (20, LEAK)         V <sub>CO</sub> = 20 to 28 V         0         0         0         mV           Cutput Voltage variation         ΔVREG1         V <sub>CO</sub> = 20 to 28 V         0         0         0         mV           Load variation         ΔVREG2         V <sub>CO</sub> = 20 to 28 V         0         0         mV/C           Temperature coefficient         ΔVREG3         Design target value         0         0         mV/C           Short cliculat current         IS VREG3         Design target value         0         0         mV/C           Short cliculat current         IS (1)         N         0         0         0         0         0         0         mV/C           Short cliculat current         IS (1)         N         0         0         0         0         0							
Source (2)         Vasit₁₂ (1)         0 = 0.3 A, R₁ = 0 Ω         1.6         2.3         V           Sink (1)         Vasi₂₁ (2)         0 = 0.5 A, R₁ = 0 Ω         0.5         1.0         V           Sink (2)         Vasi₂₂ (2)         0 = 0.3 A, R₁ = 0 Ω         0.25         0.7         V           Cutput leakage current (20, LEAK)         V <sub>CO</sub> = 28 V         0         0.25         0.70         V           Cutput leakage current (20, LEAK)         V <sub>CO</sub> = 20 to 28 V         0         0         0         mV           Cutput Voltage variation         ΔVREG1         V <sub>CO</sub> = 20 to 28 V         0         0         0         mV           Load variation         ΔVREG2         V <sub>CO</sub> = 20 to 28 V         0         0         mV/C           Temperature coefficient         ΔVREG3         Design target value         0         0         mV/C           Short cliculat current         IS VREG3         Design target value         0         0         mV/C           Short cliculat current         IS (1)         N         0         0         0         0         0         0         mV/C           Short cliculat current         IS (1)         N         0         0         0         0         0	Source (1)	Vsat <sub>1-1</sub>	$I_{O} = 0.6 \text{ A}, R_{I} = 0 \Omega$		1.8	2.5	Τv
Sink (2)   Vasig_2   Ig = 0.8 A, R₁ = 0 Ω   0.5   0.7   V     Vasig_2   Ig = 0.3 A, R₁ = 0 Ω   0.5   0.7   V     Cutput leakage current   Ig (LEK)   V <sub>CC</sub> = 28 V   0.0   0.0   0.0   0.0   0.0     B.3 V fixed voltage output	Source (2)		$I_{O} = 0.3 \text{ A}, R_{f} = 0 \Omega$		1.6		v
Sink (2)	Sink (1)	<del></del>	$I_{O} = 0.6 \text{ A}, R_{f} = 0 \Omega$		0.5	1.0	l v
E.3 V fixed voltage output	Sink (2)		† · · · · · · · · · · · · · · · · · · ·		0.25		V
E.3 V fixed voltage output	Output leakage current	lo (LEAK)	V <sub>CC</sub> = 28 V		1	100	μА
Voltage variation         ΔVREGI Vac = 20 to 28 V         Common Mark (and to 10 mol)         200 mol	[6.3 V fixed voltage output]					·	<u> </u>
Voca e variation   ΔVREQ1   VCC = 20 to 28 V   0   0   0   0   0   0   0   0   0	Output voltage	V <sub>REG</sub>		5.8	6.3	6.8	l v
Temperature coefficient	Voltage variation	∆V <sub>REG1</sub>	V <sub>CC</sub> = 20 to 28 V		†	200	mV
Short circuit current   ISV REG   Design target value   70   70   70   70   70   70   70   7	Load variation	ΔV <sub>REG2</sub>	I <sub>O</sub> = 0 to -10 mA			200	mV
Short circuit current   ISV REG   Design target value   70   70   70   70   70   70   70   7	Temperature coefficient	ΔV <sub>REG3</sub>	Design target value		0		mV/°C
Input bias current   Ig (HA)	Short circuit current		Design target value		70		mA
Differential input range   VHIN   Sine wave input   50   350   mVp-p   Common-mode input range   VICM   Differential input: 50 mVp-p   3.5   V <sub>CC</sub> - 3.5   V   V <sub>CC</sub> - 3.5   V <sub>CC</sub> -	[Hall input block]						
Differential input range   VHIN   Sine wave input   50   350   mVp-p   Common-mode input range   VICM   Differential input: 50 mVp-p   3.5   VCC - 3.5   V   Input offset voltage   VICM   Design target value   -20   +20   mV   Input offset voltage   VICM   Ose sign target value   -20   -20   mV   Input offset voltage   VICM   Ose sign target value   -20   -20   mV   Input offset voltage   VICM   Ose sign target value   -20   Ose sign target value   -	Input bias current	I <sub>B</sub> (HA)			2	10	μА
Common-mode input range         V iCM         Differential input: 50 mVp-p         3.5         V cC - 3.5         V input offset voltage         V iDM         Design target value         -20         +20         mV           (Indervoltage protection)           Operating voltage         VSD         8.4         8.8         9.2         V           Hysteresis         ΔVSD         AVSD         0.2         0.4         0.6         V           (Informal protection)         TSD         Design target value (junction temperature)         150         180         °C           Hysteresis         ΔTSD         Design target value (junction temperature)         150         180         °C           (Imput offset voltage operation)         VRF         0.52         0.58         0.63         V           (FG amplifier)           Imput offset voltage         VRF(G)         Design target value         —10         +10         mV           Imput offset voltage         VRF(G)         Design target value         —11         +11         μA           DC bias level         VRF(G)         Design target value (junction temperature)         —10         +10         mV      <	Differential input range	V <sub>HIN</sub>	Sine wave input	50		350	<del></del>
Input offset voltage   V   OH   Design target value   -20   +20   mV	Common-mode input range	V <sub>ICM</sub>	Differential input: 50 mVp-p	3.5	<u> </u>	V <sub>CC</sub> - 3.5	v
Operating voltage   V <sub>SD</sub>	Input offset voltage	V <sub>IOH</sub>	Design target value	-20			mV
Hysteresis	[Undervoltage protection]					I	<u> </u>
Thermal protection	Operating voltage	V <sub>SD</sub>		8.4	8.8	9.2	l v
Thermal shutdown operating temperature   TSD   Design target value (junction temperature)   150   180   °C	Hysteresis	ΔV <sub>SD</sub>		0.2	0.4	0.6	V
temperature         TSD         Design target value (junction temperature)         150         180         °C           Hysteresis         ΔTSD         Design target value (junction temperature)         40         °C           [Current limiter operation]         Limiter         V <sub>RF</sub> 0.52         0.58         0.63         V           [FG amplifier]         Input offset voltage         V <sub>IO</sub> (FG)         Design target value         -10         +10         mV           Input offset voltage         V <sub>IO</sub> (FG)         Design target value (junction temperature)         -50         0.52         0.58         0.63         V           IFG amplifier]	[Thermal protection]						<u> </u>
	, , ,	TSD	Design target value (junction temperature)	150	180		•c
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Hysteresis	ΔTSD	Design target value (junction temperature)	_	40		•c
$[FG \ amplifier] \\ Input \ offset \ voltage & V_{IO} \ (FG) & Design \ target \ value & -10 & +10 & mV \\ Input \ bias \ current & I_{g} \ (FG) & -1 & +1 & \mu A \\ DC \ bias \ level & V_{g} \ (FG) & -5\% & 1/2 \ V_{REG} & +5\% & V \\ Output \ high \ level \ voltage & V_{OH} \ (FG) & No \ external \ load & V_{REG} -1.3 & V_{REG} -0.8 & V \\ Output \ low \ level \ voltage & V_{OL} \ (FG) & No \ external \ load & 0.8 & 1.2 & V \\ [FG \ Schmitt \ block] & 0 & mV \\ Input \ hysteresis \ (high \ to \ low) & V_{SHL} & 0 & mV \\ Input \ hysteresis \ (low \ to \ high) & V_{SLH} & 150 & mV \\ Hysteresis & V_{FGL} & 100 & 200 \ mV \\ Input \ operating \ level & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Output \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage \ (sat) \ I_{FGS} \ (sat) \ I_{FGS} \ (sat) \ I_{FGS} $	[Current limiter operation]						L
$[FG \ amplifier] \\ Input \ offset \ voltage & V_{IO} \ (FG) & Design \ target \ value & -10 & +10 & mV \\ Input \ bias \ current & I_{g} \ (FG) & -1 & +1 & \mu A \\ DC \ bias \ level & V_{g} \ (FG) & -5\% & 1/2 \ V_{REG} & +5\% & V \\ Output \ high \ level \ voltage & V_{OH} \ (FG) & No \ external \ load & V_{REG} -1.3 & V_{REG} -0.8 & V \\ Output \ low \ level \ voltage & V_{OL} \ (FG) & No \ external \ load & 0.8 & 1.2 & V \\ [FG \ Schmitt \ block] & 0 & mV \\ Input \ hysteresis \ (high \ to \ low) & V_{SHL} & 0 & mV \\ Input \ hysteresis \ (low \ to \ high) & V_{SLH} & 150 & mV \\ Hysteresis & V_{FGL} & 100 & 200 \ mV \\ Input \ operating \ level & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Output \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) & I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage & V_{FGS} \ (sat) \ I_{FGS} = 4 \ mA & 0.2 & 0.4 & V \\ Input \ saturation \ voltage \ (sat) \ I_{FGS} \ (sat) \ I_{FGS} \ (sat) \ I_{FGS} $	Limiter	V <sub>RF</sub>		0.52	0.58	0.63	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	[FG amplifier]			<u> </u>			1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input offset voltage	V <sub>IO</sub> (FG)	Design target value	-10		+10	mV
Output high level voltage         V <sub>OH</sub> (FG)         No external load         V <sub>REG</sub> = 1.3         V <sub>REG</sub> = 0.8         V           Output low level voltage         V <sub>OL</sub> (FG)         No external load         0.8         1.2         V           [FG Schmitt block]         Input hysteresis (high to low)         V <sub>SHL</sub> 0         mV           Input hysteresis (low to high)         V <sub>SLH</sub> 150         mV           Hysteresis         V <sub>FGL</sub> 100         200         mV           Input operating level         V <sub>FGSIL</sub> 400         mVp-p           Output saturation voltage         V <sub>FGS</sub> (sat)         I <sub>FGS</sub> = 4 mA         0.2         0.4         V	Input bias current	I <sub>B</sub> (FG)		-1		+1	<u> </u>
Output high level voltage $V_{OH}$ (FG) No external load $V_{REG} - 1.3$ $V_{REG} - 0.8$ $V$ Output low level voltage $V_{OL}$ (FG) No external load $V_{REG} - 1.3$ $V_{REG} - 0.8$ $1.2$ $V$ [FG Schmitt block] Input hysteresis (high to low) $V_{SHL}$ $0$ $mV$ Input hysteresis (low to high) $V_{SLH}$ $150$ $mV$ Hysteresis $V_{FGL}$ $100$ $200$ $mV$ Input operating level $V_{FGS}$	DC bias level	V <sub>B</sub> (FG)		-5%	1/2 V <sub>REG</sub>	+5%	V
Output low level voltage         VOL (FG)         No external load         0.8         1.2         V           [FG Schmitt block]         Input hysteresis (high to low)         V SHL         0         mV           Input hysteresis (low to high)         V SLH         150         mV           Hysteresis         V FGL         100         200         mV           Input operating level         V FGSIL         400         mVP-p           Output saturation voltage         VFGS (sat)         IFGS = 4 mA         0.2         0.4         V	Output high level voltage	V <sub>OH</sub> (FG)	No external load	V <sub>BEG</sub> - 1.3			V
Input hysteresis (high to low)   V_SHL	Output low level voltage	V <sub>OL</sub> (FG)	No external load			1.2	V
Input hysteresis (low to high)         V SLH         150         mV           Hysteresis         VFGL         100         200         mV           Input operating level         VFGSIL         400         mVp-p           Output saturation voltage         VFGS (sat)         IFGS = 4 mA         0.2         0.4         V	[FG Schmitt block]			•			
Input hysteresis (low to high)         V SLH         150         mV           Hysteresis         VFGL         100         200         mV           Input operating level         VFGSIL         400         mVp-p           Output saturation voltage         VFGS (sat)         IFGS = 4 mA         0.2         0.4         V	Input hysteresis (high to low)	V <sub>SHL</sub>			0		mV
Hysteresis         V <sub>FGL</sub> 100         200         mV           Input operating level         V <sub>FGSIL</sub> 400         mVp-p           Output saturation voltage         V <sub>FGS</sub> (sat)         I <sub>FGS</sub> = 4 mA         0.2         0.4         V	Input hysteresis (low to high)				150		mV
Input operating level         VFGSIL         400         mVp-p           Output saturation voltage         VFGS (sat)         IFGS = 4 mA         0.2         0.4         V	Hysteresis			100		200	mV
Output saturation voltage V <sub>FGS</sub> (sat) I <sub>FGS</sub> = 4 mA 0.2 0.4 V	Input operating level			400			mVp-p
0.000	Output saturation voltage		I <sub>FGS</sub> = 4 mA		0.2	0.4	
	Output leakage current					10	μА

Continued on next page.

### Continued from preceding page.

Parameter	Symbol	Conditions	min	typ	max	Unit
[Error amplifier]	1 -/			36	max	Oint
Input offset voltage	V <sub>IO</sub> (ER)	Design target value	-10		+10	lmν
Input bias current	I <sub>B</sub> (ER)		-1		+10	<u>μΑ</u>
DC bias level	V <sub>B</sub> (ER)		-5%	1/2 V <sub>REG</sub>	+5%	V
Output high level voltage	V <sub>OH</sub> (ER)	No external load	1	"Z VREG	+5%	V
Output low level voltage	V <sub>OL</sub> (ER)	No external load	V <sub>REG</sub> - 1.0		1.0	V
[Phase comparator output]	VOL (LIV)	NO external load			1.0	<u> </u>
Output high level voltage	V <sub>PDH</sub>	No external load	Tv 0.41		I	l v
Output low level voltage	V <sub>PDL</sub>	No external load	V <sub>REG</sub> - 0.4		0.4	V
Output source current					0.4	
Output sink current	l <sub>PD</sub> +	V <sub>PD</sub> = V <sub>REG/2</sub>			-0.6	mA
[Lock detector output]	I <sub>PD</sub> -	V <sub>PD</sub> = V <sub>REG/2</sub>	1.5		<u> </u>	mA
Output saturation voltage	1/ (0.01)	I				····
	V <sub>LD</sub> (sat)	I <sub>LD</sub> = 5 mA		0.1	0.4	V
Output leakage current	I <sub>LD</sub> (LEAK)	V <sub>CC</sub> = 26 V			10	μA
[Drive block]	T					
Dead zone	V <sub>DZ</sub>		50	100	300	mV
Output idling voltage	V <sub>ID</sub>				6	mV
Forward gain	G <sub>OF</sub> +		0.4	0.5	0.6	
Reverse gain	G <sub>DF</sub> -		-0.6	-0.5	-0.4	
Accelerate command voltage	V <sub>STA</sub>		5.0	5.6		V
Decelerate command voltage	V <sub>STO</sub>			0.8	1.5	٧
Forward limiter voltage	٧٫+	$R_f = 22 \Omega$		0.58		٧
Reverse limiter voltage	V <sub>L</sub> -	$R_f = 22 \Omega$		0.58		٧
[Reference signal block]						
Crystal oscillator frequency	fosc	Crystal oscillator mode	1		8	MHz
Low level pin voltage	VoscL	I <sub>OSC</sub> = -0.5 mA		4.4		٧
High level pin voltage	losch .	V <sub>OSC</sub> = V <sub>OSCL</sub> + 0.3 V		0.5		mA
[External clock Input block]						
External input frequency	İCLK	External clock mode	500		7000	Hz
Input high level voltage	V <sub>IH</sub> (CLK)		3.5		V <sub>REG</sub>	٧
Input low level voltage	V <sub>IL</sub> (CLK)		0		+1.5	٧
Input open voltage	V <sub>IO</sub> (CLK)		3.5	4.0	4.7	V
Hysteresis	V <sub>IS</sub> (CLK)		0.27	0.4	0.53	٧
Input high level current	I <sub>IH</sub> (CLK)	V (CLK) = V <sub>REG</sub>		155	200	μA
Input low level current	IIL (CLK)	V (CLK) = 0 V	-400	-300		μА
[N1 pin]						'
Input high level voltage	V <sub>IH</sub> (N1)		3.5		V <sub>REG</sub>	٧
Input low level voltage	V <sub>IL</sub> (N1)		0		+1.5	V
Input open voltage	V <sub>IO</sub> (N1)		3.5	4.0	4.7	ν
Input high level current	I <sub>IH</sub> (N1)	V (N1) = V <sub>REG</sub>		155	200	μА
Input low level current	I <sub>IL</sub> (N1)	V (N1) = 0 V	-400	-300		μA
[N2 pin]						
Input high level voltage	V <sub>iH</sub> (N2)		4.0		V <sub>REG</sub>	$\overline{}$
Input middle level voltage	V <sub>IM</sub> (N2)		2.0		3.0	·
Input low level voltage	V <sub>IL</sub> (N2)		0		+1.0	<del>- v</del>
Input open voltage	V <sub>IO</sub> (N2)		3.5	4.0	4.7	<del>-</del>
Input high level current	I <sub>IH</sub> (N2)	V (N2) = V <sub>REG</sub>	0.0	155	200	
Input low level current	I <sub>IL</sub> (N2)	V (N2) = 0 V	-400	-300	200	μΑ
[S/S pin]		- V		-500		- μ-Λ
Input high level voltage	V <sub>IH</sub> (S/S)		3.5		V I	
Input low level voltage	V <sub>IL</sub> (S/S)		3.5		V <sub>REG</sub>	$\frac{v}{v}$
Input open voltage			3.5		+1.5	
Hysteresis	V <sub>IO</sub> (S/S)			4.0	4.7	<u>V</u>
	V <sub>IS</sub> (S/S)	V (8/8) V	0.27	0.4	0.53	
Input high level current	I <sub>IH</sub> (S/S)	V (S/S) = V <sub>REG</sub>		155	200	μΑ
Input low level current	I <sub>IL</sub> (S/S)	V (S/S) = 0 V	-400	-300		μΑ





GND2

GND2

OSC

ΕI

PD

N1

N2

5/S

FGS


GND2 GND2 A00837

FGOUT

28 LD

E.CLK

### Pin Assignment




- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall: ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.


### **Pin Functions**

Symbol	Function	Notes
IN1 to 3+, IN1 to 3-	Hall element input	Taken as high when IN⁺ > IN⁻, and as low otherwise.
OUT1 to 3	Outputs	Capacitors are inserted between these pins and ground.
GND1	Sub-ground	Output block ground, Connect to GND2.
GND2	Ground	Ground for circuits other than the output block.
Rí	Output current detection	Connect a small resistor between this pin and ground.  Set the maximum output current so that I OUT = 0.58/R <sub>I</sub> .
Vcc	Power supply	
V <sub>REG</sub>	Power supply stabilization output	Connect a capacitor between this pin and GND2. Internal circuit power supply stabilization.
osc	Crystal oscillator	8 MHz max
E. CLK	External clock	7 kHz max
FC	Control amplifier frequency correction	Connect a capacitor between this pin and GND2.
EI	Error amplifier input	
EO	Error amplifier output	
LD	Phase lock detector output	On when the PLL phase is locked. This pin is an open collector output.
PD	Phase comparator output	PLL phase comparator output
N1, N2	Divisor switching	
S/S	Start/stop	Start on low. Stop on high or open.
FGS	FG pulse output	Pulse output following the FG Schmitt comparator. This pin is an open-collector output.
FG OUT	FG amplifier output	A minimum amplitude of 400 mVp-p is required.
FG IN-	FG amplifier input	
AGC	AGC amplifier frequency characteristics correction	Connect a capacitor between this pin and GND2.

# **Equivalent Circuit Block Diagram**



### Sample Application Circuit




# **Clock Divisor Switching**

Pin N1	Pin N2	Divisor
Н	Н	5120 (5×1×1024)
L	Н	10240(5 × 2 × 1024)
Н	L	8192 (4 × 2 × 1024)
L	, r	6144 (3×2×1024)
_	М	EXT, CLK

Note: An open input is taken as a high level input.

PLL servo frequency = (crystal oscillator frequency)/(divisor)



Crystal Oscillator Usage

### **External Component Values (reference values)**

Crystal (MHz)	C1 (pF)	C2 (pF)	R (kΩ)
3 to 4	39	82	0.82
4 to 5	39	82	1.0
5 to 7	39	47	1.5
7 to 10	39	27	2.0

Note: Use a crystal that has a ratio of at least 1:5 between the fundamental to impedance and the 3f0 impedance.

### Three Phase Logic Truth Table

H1	H2	НЗ	OUT1	OUT2	OUT3
H	L	н	L	Н	М
Н	L	L	L	М	Н
Н	H	L	М	L	Н
L	Н	L	Н	L	М
Ļ	Н	Н	Н	М	L
L	Ł	Н	М	Н	Ł

Columns H1 to H3

H: H+>H

L: H+ < H-

Columns OUT1 to OUT3

H: Source

L: Sink

### LB1871 Functional Description and External Components

#### 1. Speed control circuit

This IC provides high-precision stable motor control with minimal jitter by adopting a PLL speed control scheme. This PLL circuit compares the rising edge of the CLK signal with the falling edge of the FG Schmitt output and outputs that phase error.

When an internal clock is used, the FG servo frequency is determined by the formula shown below. Thus the motor speed is determined by the number of FG pulses and the crystal oscillator frequency.

 $fFG(servo) = f_{OSC}/N$ 

fosc: Crystal oscillator frequency

N: Clock divisor

### 2. Three-phase full-wave current linear drive

This IC adopts a three-phase full-wave current linear drive to hold motor noise to an absolute minimum. When switching the output transistor phase, it creates a two-phase excitation state, suppresses kickback, and smooths the output waveform. This suppresses motor noise. Note that since oscillation may occur with some motors, the capacitors C12, C13, and C14 (about  $0.1~\mu F$ ) are connected between the OUT pins and ground.

### 3. Current limiter circuit

The current limiter circuit limits the current (i.e., the peak current) to a level determined by the formula  $I = 0.58/R_f$ . A scheme in which the output stage drive current is limited is adopted for the limiting operation. Therefore, the phase compensation capacitor C7 (about 0.1  $\mu$ F) is inserted between FC and ground.

### 4. Grounding

GND1 (pin 11 in the LB1871, pin 5 in the LB1871M)......Output block ground (sub-ground) GND2 (pin 28 in the LB1871, pins 1, 2, 17 to 20, 35, and 36 in the LB1871M)..Control circuit ground. GND1 and GND2 should be connected on the circuit board by the shortest distance that occurs in the pattern. Also, the R<sub>f</sub> resistor R8 ground node and the GND1 and GND2 pattern line should be grounded to a single point on the connector.

### 5. External interface pins

LD pin

Output type: open collector

Breakdown voltage: 30 V absolute maximum

Saturation voltage manufacturing variation reference value ( $I_{LD} = 10 \text{ mA}$ ): 0.10 to 0.15 V

· FGS pin

Output type: open collector

Breakdown voltage: 30 V absolute maximum

Saturation voltage manufacturing variation reference value ( $I_{FGS} = 4 \text{ mA}$ ): 0.15 to 0.30 V

A hysteresis comparator converts the FG amplifier output to a pulse signal to create the FGS output, which is used for speed monitoring. The pull-up resistor is not required if this pin is not used.

S/S pin (start/stop pin)

Input type: A pnp transistor whose base is pulled up to the internal 6.3 V power supply through a 23 k $\Omega$  resistor, and is pulled down to ground through a 40 k $\Omega$  resistor.

Threshold level (low  $\rightarrow$  high): about 2.8 V Threshold level (high  $\rightarrow$  low): about 2.4 V

The LB1871 goes to stop mode with this pin in the open state.

· CLK input pin

Input type: A pnp transistor whose base is pulled up to the internal 6.3 V power supply through a 23 k $\Omega$  resistor, and is pulled down to ground through a 40 k $\Omega$  resistor.

Threshold level (low  $\rightarrow$  high): about 2.8 V Threshold level (high  $\rightarrow$  low): about 2.4 V

• N1 pin

Input type: A pnp transistor whose base is pulled up to the internal 6.3 V power supply through a 23 k $\Omega$  resistor, and is pulled down to ground through a 40 k $\Omega$  resistor.

Threshold level (typical): about 2.6 V

N2 pin

Input type: The base of a pnp transistor is pulled up to the internal 6.3 V power supply through a 23 k $\Omega$  resistor, and is pulled down to ground through a 40 k $\Omega$  resistor.

Threshold level (low  $\rightarrow$  high): about 1.5 V Threshold level (high  $\rightarrow$  low): about 3.6 V

#### 6. FG amplifier

R1 and R2 determine the FG amplifier gain, with the DC gain G being R2/R1. C2 and C3 determine the FG amplifier frequency characteristics, with R1 and C2 forming a high-pass filter and R2 and C3 forming a low-pass filter. Since a Schmitt comparator follows the FG amplifier directly, R1, R2, C2, and C3 must be chosen so that the FG amplifier output is at least 400 mVp-p. (It is desirable for the FG amplifier output to be set up to be between 1 and 3 V during steady state rotation.) The FG amplifier is often the cause when capacity becomes a problem in noise evaluation. One solution to that problem is to insert a capacitor of between 1000 pF and 0.1 µF between FG OUT pin and ground.

### 7. External capacitors

• C1

C1 is the AGC (automatic gain control) pin smoothing capacitor. This pin is an automatic gain control pin for holding the hall amplifier output amplitude fixed. This pin outputs the three-phase hall signal envelope, and is smoothed with a capacitor (about  $0.1 \, \mu F$ ) since it has ripple. When the hall input amplitude is small, the AGC pin potential will rise, and when the input amplitude is large, the AGC pin potential will fall.

C10

C10 is required for fixed voltage power supply stability. Since the output from the 6.3 V fixed voltage power supply is supplied to all circuits within the IC, noise on this signal must be avoided. This power supply must be adequately stabilized so that malfunctions due to noise do not occur.

• C11

C11 is required for  $V_{CC}$  stabilization. Since, just as with C10, noise must be avoided, this capacitor is provided to adequately stabilize the power supply. The length of the pattern lines used to connect capacitors C1, C10, and C11 between their respective pins and GND2 must be kept as short as possible. C10 and C11 require special care, since the pattern line length can easily influence their characteristics.

### 8. Oscillator pin

A crystal oscillator and an RC circuit is connected to the LB1871's OSC pin. To avoid problems when selecting the oscillator and the capacitor and resistor values, confirm these values with the oscillator's manufacturer. The pnp transistor and resistor circuit shown in the figure can be used to apply an external signal (of a few MHz) to the OSC pin.

$$fin = 1 to 8 MHz$$

Input signal level: High level voltage: 4.0 V minimum Low level voltage: 1.5 V maximum

It will be necessary to insert a capacitor of a certain size if there is overshoot or undershoot in the input waveform. Contact your Sanyo representative for more information on this point if necessary.

	Ra≹	
	<b>+</b>	
Input o	Rb≸	
	, h	
		A00940

 $V_{DD}$ 

V <sub>DD</sub> = 6.3 V typ. (5.8 to 6.8 V)	$Ra = 4.7 \text{ k}\Omega$	$Rb = 1.3 k\Omega$
V <sub>DD</sub> = 5.0 V typ. (4.5 to 5.5 V)	Ra = 2,0 kΩ	Rb = 1.0 kΩ

Use the LB1871  $V_{REG}$  output for the  $V_{DD} = 6.3$  V case.

- 9. IC internal power dissipation calculation example (calculated at  $V_{CC} = 24 \text{ V}$ , standard ratings)
  - · Power dissipation due to current drain

$$P1 = V_{CC} \times I_{CC} = 24 \text{ V} \times 22 \text{ mA} = 0.53 \text{ W}$$

• Power dissipation when a -10 mA load current is drawn from the 6.3 V fixed voltage power supply.

$$P2 = (V_{CC} - V_{REG}) \times I \text{ load} = 17.7 \text{ V} \times 10 \text{ mA} = 0.18 \text{ W}$$

 Power dissipation due to the output drive current (When I<sub>O</sub> = 0.1 A, the inter-coil voltage V Rm = Rm × I<sub>O</sub>, and the reverse voltage = 15 V)

Power dissipation due to the output transistor

(When  $I_O = 0.1$  A, the inter-coil voltage V Rm = Rm  $\times$   $I_O$ , and the reverse voltage = 15 V)

$$P4 = (V_{CC} - V Rm) \times I_O = 9 V \times 0.1 A = 0.9 W$$

Therefore, the IC's total power dissipation is: In stop mode:

$$P = P1 + P2 = 0.71 \text{ W}$$

In start mode (When  $I_0 = 0.1$  A, the inter-coil voltage V Rm = Rm  $\times$   $I_0$ , and the reverse voltage = 15 V)

$$P = P1 + P2 + P3 + P4 = 1.67 W$$

### 10. Measuring the IC's temperature rise

- Thermocouple measurement
  - When using a thermocouple for temperature measurement, attach the thermocouple to a heat sink fin. This temperature measurement technique is straightforward. However, a large measurement error occurs when the heat generation is not in a steady state.
- Measurement using IC internal diode characteristics We recommend using the parasitic diode that exists between LD and ground in this IC. Remove the external resistor when measuring. (Sanyo data indicates that  $I_{LD} = -1$  mA, about -1.9 mV/°C, when the LD pin is high.)

### 11. Servo constants

The servo constant calculation varies significantly with the motor used, and requires specialized know-how. Thus this should be handled by the motor manufacturer. Sanyo can provide the required IC characteristics data for servo constant calculation, and the motor manufacture should provide the frequency characteristics simulation data for the specified filter characteristics.

