#### **FEATURES**

- Form, Fit, and Function Compatible with the Harris<sup>a</sup> CDP6805E2CE and Motorola<sup>a</sup> MC146805E2
- Internal 8-bit Timer with 7-Bit Programmable Prescaler
- On-chip Clock
- Memory Mapped I/O
- Versatile Interrupt Handling
- True Bit Manipulation
- Bit Test and Branch Instruction
- Vectored Interrupts
- Power-saving STOP and WAIT Modes
- Fully Static Operation
- 112 Bytes of RAM

The IA6805E2 is a "plug-and-play" drop-in replacement for the original IC. <u>innovASIC</u> produces replacement ICs using its MILES<sup>™</sup>, or Managed IC Lifetime Extension System, cloning technology. This technology produces replacement ICs far more complex than "emulation" while ensuring they are compatible with the original IC. MILES<sup>™</sup> captures the design of a clone so it can be produced even as silicon technology advances. MILES<sup>™</sup> also verifies the clone against the original IC so that even the "undocumented features" are duplicated. This data sheet documents all necessary engineering information about the IA6805E2 including functional and I/O descriptions, electrical characteristics, and applicable timing.

### **Functional Block Diagram**

RESET_N $\rightarrow$	(1)	IA6805E2	(40)	
IRQ_N ->	(2)	40 Pin DIP	(39)	← OSC1
LI◀	(3)	40111121	(38)	→ OSC2
DS 🗲	(4)		(37)	- TIMER
RW_N ←	(5)		(36)	<→ PB0
AS 🗲	(6)		(35)	<→ PB1
PA7 🔶	(7)		(34)	<→ PB2
PA6 🔸	(8)		(33)	<→ PB3
PA5 ↔	(9)		(32)	<→ PB4
PA4 🔶	(10)		(31)	<→ PB5
PA3 🔶	(11)		(30)	<→ PB6
PA2 ↔	(12)		(29)	<→ PB7
PA1 ↔	(13)		(28)	↔ В0
PA0 ↔	(14)		(27)	<b>↔</b> B1
A12 🗲	(15)		(26)	<b>↔</b> B2
A11 🗲	(16)		(25)	<b>↔</b> B3
A10 🗲	(17)		(24)	<b>↔</b> B4
A9 🗲	(18)		(23)	<b>↔</b> B5
A8 🗲	(19)		(22)	<b>↔</b> B6
vss —	(20)		(21)	<b>↔</b> B7


	_	B) NC	5) <b>•</b> RW_N	4) + DS	(3) → □	2) ← IRQ_N	1) ← RESET_N	4) (4	3) ← OSC1	2) → OSC2	1)	(c) ← PB0		]
AS 🔶	(7)	Ξ	3	÷		0	(F)	4	4	4	4	4	(39)	<→ PB1
PA7 🔶	(8)												(38)	<→ PB2
PA6 🔶	(9)				I	A6	805	E2					(37)	🔸 РВЗ
PA5 ↔	(10)												(36)	<→ PB4
PA4 🔶	(11)				4	4 P	'in L	.00					(35)	<→ PB5
PA3 🔶	(12)												(34)	<→ PB6
PA2 ↔	(13)												(33)	↔ PB7
PA1 🔶	(14)												(32)	↔ В0
PA0 🔶	(15)												(31)	<b>↔</b> B1
NC	(16)												(30)	<b>↔</b> B2
NC	(17)												(29)	↔ ВЗ
		(18)	(19)	(20)	(21)	(22)	(23)	(24)	(25)	(26)	(27)	(28)		
		¥	¥	¥	¥	¥		\$	\$	\$	\$			
		A12	A11	A10	A9	A8	VSS	B7	B6	B5	B4	S		

Copyright © 2000 <u>innov</u>ASIC

\_ The End of Obsolescence™

Figure 1 illustrates the IA6805E2. The IA6805E2 (CMOS) Microprocessor Unit (MPU) is a low cost, low power MPU. It features a CPU, on-chip RAM, parallel I/O compatibility with pins programmable as input or output. The following paragraphs will further describe this system block diagram and design in more detail.

#### Figure 1: System Block Diagram



Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

### **Functional Overview**

#### **I/O Signal Description**

The table below describes the I/O characteristics for each signal on the IC. The signal names correspond to the signal names on the pinout diagrams provided.

SIGNAL NAME	I / O	DESCRIPTION
V <sub>DD</sub> and V <sub>SS</sub>	N / A	<b>Source:</b> These two pins provide power to the chip. $V_{DD}$ provides + 5 volts (±0.5) power
(Power and Ground)	IN / A	and V <sub>SS</sub> is ground.
RESET_n	Ι	<b>TTL:</b> Input pin that can be used to reset the MPU's internal state by pulling the reset_n pin low.
(Reset)	_	1
IRQ_n	Ι	TTL: Input pin that is level and edge sensitive. Can be used to request an interrupt sequence.
(Interrupt Request)		<b>TTL with slew rate control:</b> Output pin used to indicate that a next opcode fetch is in
LI (Load Instruction)	0	progress. Used only for certain debugging and test systems. Not connected in normal operation. Overlaps Data Strobe (DS) signal. This output is capable of driving one standard TTL load and 50pF.
DS (Data Strobe)	0	<b>TTL with slew rate control:</b> Output pin used to transfer data to or from a peripheral or memory. DS occurs anytime the MPU does a data read or write and during data transfer to or from internal memory. DS is available at $f_{OSC}$ +5 when the MPU is not in the WAIT or STOP mode. This output is capable of driving one standard TTL load and 130pF.
RW_n (Read/Write)	0	<b>TTL with slew rate control</b> : Output pin used to indicate the direction of data transfer from internal memory. I/O registers, and external peripheral devices and memories. Indicates to a selected peripheral whether the MPU is to read (RW_n high) or write (RW_n low) data on the next data strobe. This output is capable of driving one standard TTL load and 130pF.
AS (Address Strobe)	Ο	<b>TTL with slew rate control:</b> Output strobe used to indicate the presence of an address on the 8-bit multiplexed bus. The AS line is used to demultiplex the eight least significant address bits from the data bus. AS is available at $f_{OSC} + 5$ when the MPU is not in the WAIT or STOP modes. This output is capable of driving one standard TTL load and 130pF.
PAO-PA7/PBO-PB7 (Input/Output Lines)	I/O	<b>TTL with slew rate control:</b> These 16 lines constitute Input/Output ports A and B. Each line is individually programmed to be either an input or output under software control of the Data Direction Register (DDR) as shown below in <b>Table 1</b> and <b>Figure 2</b> . The port I/O is programmed by writing the corresponding bit in the DDR to a "1" for output and a "0" for input. In the output mode the bits are latched and appear on the corresponding output pins. All the DDR's are initialized to a "0" on reset. The output port registers are not initialized on reset. Each output is capable of driving one standard TTL load and 50pF.
A8-A12 (High Order Address Lines)	0	<b>TTL with slew rate control:</b> These five outputs constitute the higher order non- multiplexed address lines. Each output is capable of driving one standard TTL load and 130pF.
B0-B7 (Address/Data Bus)	I/O	<b>TTL with slew rate control:</b> These bi-directional lines constitute the lower order addresses and data. These lines are multiplexed with address present at address strobe time and data present at strobe time. When in the data mode, these lines are bidirectional, transferring data to and from memory and peripheral devices as indicated by the RW_n pin. As outputs, these lines are capable of driving one standard TTL load and 130pF.
T im er	I	TTL: Input used to control the internal timer/counter circuitry.
OSC1, OSC2 (System Clock)		TTL Oscillator input/output: These pins provide control input for the on-chip clock oscillator circuits. Either a crystal or external clock is connected to these pins to provide a system clock. The crystal connection is shown in <b>Figure 3</b> . The OSC1 to bus transitions for system designs using oscillators slower than 5M H z is shown in <b>Figure 4</b> .
C rystal	I/O	The circuit shown in <b>Figure 3</b> is recommended when using a crystal. An external CMOS oscillator is recommended when using crystals outside the specified ranges. To minimize output distortion and start-up stabilization time, the crystal and components should be mounted as close to the input pins as possible.
External Clock		When an external clock is used, it should be applied to the OSC1 input with the OSC2 input not connected, as shown in <b>Figure 3</b> .

Copyright © 2000 <u>innov</u>ASIC

\_ The End of Obsolescence™


### Table 1

#### **I/O Pin Functions**

R/W-n	DDR	I/O Pin Functions
0	0	The I/O pin is in iput mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the $I/O$ pin is read.
1	1	the I/O pin is in an output mode. The output data latch is read.

### Figure 2: PAO-PA7/PBO-PB7 (Input/Output Lines)

I/O Port Circutry and Register Configuration:




### Figure 3: OSC1, OSC2 (System Clock)

#### **Crystal Parameters Representative Frequencies:**


	5.0 MHz	4.0 MHz	1.0 MHz
R <sub>s</sub> max	50Ω	75Ω	400Ω
C0	8 pF	7 pF	5 pF
C1	0.02 pF	0.012 pF	0.008 pF
Q	50 k	40 k	30 k
C <sub>OSC1</sub>	15-30 pF	15-30 pF	15-40 pF
C <sub>OSC2</sub>	15-25 pF	15-25 pF	15-30 pF

#### **Oscillator Connections:**



### Figure 4: OSC1, OSC2 (System Clock)

#### **OSC1 to Bus Transitions Timing Waveforms:**



#### **Functional Description**


#### Memory:

The MPU is capable of addressing 8192 bytes of memory and I/O registers. The locations are divided into internal memory space and external memory space as shown in Figure 5.

The first 128 bytes of memory contain internal port I/O locations, timer locations, and 112 bytes of RAM. The MPU can read from or write to any of these locations. During program reads from on chip locations, the MPU accepts data only from the addressed on chip location. Any read data appearing on the input bus is ignored.

The shared stack area is used during interrupts or subroutine calls. A maximum of 64 bytes of RAM is available for stack usage. The stack pointer is set to \$7f at power up. The unused bytes of the stack can be used for data storage or temporary work locations, but care must be taken to prevent it from being overwritten due to stacking from an interrupt or subroutine call.


#### Figure 5: Memory Map



#### **Registers:**


The following paragraphs describe the registers contained in the MPU. Figure 6 shows the programming model and Figure 7 shows the interrupt stacking order.

#### **Figure 6: Programming Model**



#### **Figure 7: Interrupt Stacking Order**

NOTE: Since the stack pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.



#### A(Accumulator):

The accumulator is an 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Copyright © 2000 innov**ASIC** \_ The End of Obsolescence<sup>™</sup>

#### X(Index Register):

The index register is an 8-bit register used during the indexed addressing mode. It contains an 8-bit value used to create an effective address. The index register may also be used as a temporary storage area when not performing addressing operations.

#### **PC(Program Counter):**

The program counter is a 13-bit register that holds the address of the next instruction to be performed by the MPU.

#### **SP(Stack Pointer):**

The stack pointer is a 13-bit register that holds the address of the next free location on the stack. During an MPU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$007f. The seven most significant bits of the stack pointer are permanently set to 0000001. They are appended to the six least significant register bits to produce an address range down to location \$0040. The stack pointer gets decremented as data is pushed onto the stack and incremented as data is removed from the stack. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. The maximum number of locations for the stack pointer is 64 bytes. If the stack goes beyond this limit the stack pointer wraps around and points to it's upper limit thereby losing the previously stored information. Subroutine calls use 2 bytes of RAM on the stack and interrupts use 5 bytes.

#### **CC(Condition code Register):**

The condition code register is a 5-bit register that indicates the results of the instruction just executed. The bit is set if it is high. A program can individually test these bits and specific actions can be taken as a result of their states. Following is an explanation of each bit.

#### C(Carry Bit):

The carry bit indicates that a carry or borrow out of the Arithmetic Logical Unit (ALU) occurred during the last arithmetic instruction. This bit is also modified during bit test, shift, rotate, and branch types of instructions.

#### Z(Zero Bit):

The zero bit indicates the result of the last arithmetic, logical, or data manipulation was zero.

#### N(Negative Bit):

The negative bit indicates the result to the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is high).

#### I(Interrupt Mask Bit)

The interrupt mask bit indicates that both the external interrupt and the timer interrupt are disabled (masked). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

#### H(Half Carry Bit)

The half carry bit indicates that a carry occurred between bits 3 and 4 of the ALU during an ADD or ADC operation.

#### **Resets:**

IA6805E2

The MPU can be reset by initial power up or by the external reset pin (reset\_n).

#### **POR(Power On Reset)**

Power on reset occurs on initial power up. It is strictly for power initialization conditions and should not be used to detect drops in the power supply voltage. There is a 1920 t<sub>CYC</sub> time out delay from the time the oscillator is detected. If the reset n pin is still low at the end of the delay, the MPU will remain in the reset state until the external pin goes high.

#### Reset n


The reset n pin is used to reset the MPU. The reset pin must stay low for a minimum of t<sub>eve</sub> to guarantee a reset. The reset\_n pin is provided with a schmitt Trigger to improve noise immunity capability.

#### **Interrupts:**

The MPU can be interrupted with the external interrupt pin (irg n), the internal timer interrupt request, or the software interrupt instruction. When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. The processor registers are saved on the stack (stacking order shown in Figure 7) and the interrupt mask (I) is set to prevent additional interrupts. Normal processing resumes after the RTI instruction causes the register contents to be recovered from the stack. When the current instruction is completed, the processor checks all pending hardware interrupts and if unmasked (I bit clear) proceeds with interrupt processing. Otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. External interrupts hold higher priority than timer interrupts. At the end of an instruction execution, if both an external interrupt and timer interrupt are pending, the external interrupt is serviced first. The SWI gets executed with the same priority as any other instruction if the hardware interrupts are masked (I bit set). Figure 8 shows the Reset and Interrupt processing flowchart.

Copyright © 2000 innov**ASIC** \_ The End of Obsolescence<sup>™</sup>

#### **Figure 8: Reset and interrupt Processing Flowchart**




Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

Page 10 of 32


#### **External Interupt:**

If the external interrupt pin irq\_n is "low" and the interrupt mask bit of the condition code register is cleared, the external interrupt occurs. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the condition code register I-bit gets set masking further interrupts until the present one is serviced. The program counter is then loaded with the contents of the interrupt vector, which contains the location of the interrupt service routine. The contents of \$1FFA and \$1FFB specify the address for this service routine. A functional diagram of the external interrupt is shown in Figure 9 and a mode diagram of the external interrupt is shown in Figure 9 and a mode diagram of the interrupt line (irq\_n) to the processor. The first shows several interrupt lines "wire ORed" to form the interrupt is recognized. The second shows single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service. After a pulse occurs, the next pulse should not occur until an RTI has occurred. The time between pulses ( $t_{II,II,I}$ ) is obtained by adding 20 instruction cycles to the total number of cycles it takes to complete the service routine including the RTI instruction.

#### Figure 9: Interrupt Functional Diagram



#### Figure 10: Interrupt Mode Diagram



Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

Page 11 of 32

#### **Timer Interrupt:**

If the timer mask bit (TCR6) and the interrupt mask bit (I) of the condition code register are cleared, each time the timer decrements to zero (\$01 to \$00 transition) an interrupt request is generated. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the condition code register I-bit gets set masking further interrupts until the present one is serviced. The program counter is then loaded with the contents of the timer interrupt vector, which contains the location of the timer interrupt service routine. The contents of \$1FF8 and \$1FF9 specify the address for this service routine. If the MPU is in the wait mode and a timer interrupt service routine is complete, the software executes an RTI instruction to restore the machine state and starts executing the interrupt program.

#### Software Interrupt:

Software interrupt is an executable instruction regardless of the state of the interrupt mask bit (I) in the condition code register. SWI is similar to hardware interrupts. It executes after the other interrupts if the interrupt mask bit is zero. The contents of \$1FFC and \$1FFD specify the address for this service routine.

#### Low Power Modes:


The low power modes consist of the stop instruction and the wait instruction. The following paragraphs explain these modes of operation.

#### **Stop Modes:**

The stop instruction places the MPU in low power consumption mode. The stop instruction disables clocking of most internal registers. Timer control register bits 6 and 7 (TCR6 and TCR7) are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. The DS and AS output lines go "low" and the RW\_n line goes "high". The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. External interrupts are enabled by clearing the I bit in the condition code register. All other registers, memory, and I/O remain unaltered. Only an external interrupt or reset will bring the MPU out of the stop mode. Figure 11 shows a flowchart of the stop function.

Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

#### **Figure 11: STOP Function Flowchart**




#### Wait Mode:

The wait instruction places the MPU in low power consumption mode. The wait instruction disables clocking of most internal registers. The DS and AS output lines go "low" and the RW\_n line goes "high". The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. External interrupts are enabled by clearing the I bit in the condition code register. All other registers, memory, and I/O remain unaltered. Only an external interrupt, timer interrupt, or reset will bring the MPU out of the wait mode. The timer may be enabled to allow a periodic exit from the wait mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first. Then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer wait interrupt) is serviced since the MPU is no longer in the wait mode. Figure 12 shows a flowchart of the wait function.

Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

### IA6805E2 <u>Microprocessor Unit</u> Figure 12: WAIT Function Flowchart




#### Timer:

The MPU contains a single 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The counter may be loaded under program control and decrements to zero. When the counter decrements to zero, the timer interrupt request bit in the timer control register (TCR7) is set. Figure 13 shows a block diagram of the timer. If the timer mask bit (TCR6) and the interrupt mask bit (I) of the condition code register are cleared, an interrupt request is generated. After completion of the current instruction, the current state of the machine is pushed onto the stack. The timer interrupt vector address is then fetched from locations \$1FF8 and \$1FF9 and the interrupt routine is executed, unless the MPU was in the WAIT mode in which case the interrupt vector address in locations \$1FF6 and \$1FF7 is fetched. Power-On-Reset causes the counter to set to \$FF.

Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

#### Figure 13: Timer Block Diagram

- NOTE: 1. Prescaler and counter are clocked on the falling edge of the internal clock (AS) or external input.
  - 2. Counter is written to during Data Strobe (DS) and counts down continuously.



The counter continues to count past zero, falling from \$00 to \$FF, and continues. The processor may read the counter at any time without disturbing the count by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred. The timer interrupt request bit remains set until cleared by software. The interrupt is lost if this happens before the timer interrupt is serviced.

The prescaler is a 7-bit divider used to extend the maximum length of the timer. TCR bits 0-2 are programmed to choose the appropriate prescaler output, which is used as the count input. The prescaler is cleared by writing a "1" into TCR bit 3, which avoids truncation errors. The processor cannot write to or read from the prescaler.

#### **Timer Input Mode 1:**

When TCR4 = 0 and TCR5 = 0, the input to the timer is from an internal clock and the timer input is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement. The internal clock is the instruction cycle clock and is coincident with Address Strobe (AS) except during the wait instruction where it goes low. During the wait instruction the internal clock to the timer continues to run at its normal rate.

Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

Page 15 of 32

#### Timer Input Mode 2:

When TCR4 = 1 and TCR5 = 0, the internal clock and timer input signal are ANDed to form the timer input. This mode can be used to measure external pulse widths. The external pulse turns on the internal clock for the duration of the pulse. The count accuracy in this mode is  $\pm 1$  clock. Accuracy improves with longer input pulse widths.

#### Timer Input Mode 3:

When TCR4 = 0 and TCR5 = 1, all inputs to the timer are disabled.

#### **Timer Input Mode 4**:

When TCR4 = 1 and TCR5 = 1, the internal clock input to the timer is disabled and the timer input then comes from the external TIMER pin. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts.

#### TCR (Timer Control Register (\$0009)):

An 8-bit register that controls functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signals. All bits except bit 3 are read/write. Bits TCR5 - TCR0 are unaffected by reset\_n.

7	6	5	4	3	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0
Reset:							
0	1	0	0	0	0	0	0

#### TCR7 – Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one.

1 – Set when the counter decrements to zero or under program control.

0 – Cleared on external reset, POR, STOP instruction, or program control.

#### TCR6 – Timer Interrupt Mask

Used to inhibit the timer interrupt.

1 - Interrupt inhibited. Set on external reset, POR, STOP instruction, or program control.

0 – Interrupt enabled.

Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

TCR5 – External or Internal

Selects input clock source. Unaffected by reset.

- 1 External clock selected.
- 0 Internal clock selected (AS) ( $f_{OSC}/5$ ).

#### **TCR4** – Timer External Enable

Used to enable external timer pin or to enable the internal clock. Unaffected by reset.

- 1 Enables external timer pin.
- 0 Disables external timer pin.

#### TCR3 – Prescaler Clear

Write only bit. Writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates a zero. Unaffected by reset.

#### TCR2, TCR1, TCR0 – Prescaler select bits

Decoded to select one of eight outputs of the prescaler. Unaffected by reset.

Prescaler						
TRC2	TRC1	TRC0	RESET			
0	0	0	÷1			
0	0	1	÷2			
0	1	0	÷4			
0	1	1	÷8			
1	0	0	÷16			
1	0	1	÷32			
1	1	0	÷64			
1	1	1	÷128			

Prescaler

Copyright © 2000 innovASIC

\_\_\_\_\_ The End of Obsolescence™

#### **Instruction Set Description**

The MPU has 61 basic instructions divided into 5 types. The 5 types are Register/memory, read-modify-write, branch, bit manipulation, and control.

#### **Register/Memory Instructions:**

Most of the following instructions use two operands. One is either the accumulator or the index register and the other is obtained from memory. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand.

Function	Mnemonic
Load A from memory	LDA
Load X from memory	LDX
Store A in memory	STA
Store X in memory	STX
Add memory to A	ADD
Add memory and carry to A	ADC
Subtract memory	SUB
Subtract memory from A with Borrow	SBC
AND memory to A	AND
OR memory with A	ORA
Exclusive OR memory with A	EOR
Arithmetic compare A with memory	СМР
Arithmetic compare X with memory	CPX
Bit test memory with A (logical compare)	BIT
Jump Unconditional	JMP
Jump to subroutine	JSR

#### **Read-Modify-Write Instructions:**

These instructions read a memory or register location, modify or test its contents and then write the modified value back to memory or the register.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	COM
Negate (2's complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical shift left	LSL
Logical shift right	LSR
Arithmetic shift right	ASR
Test for negative or zero	TST

Copyright © 2000 <u>innov</u>ASIC

\_\_\_\_ The End of Obsolescence™

#### **Bit Manipulation Instructions:**

The MPU is capable of altering any bits residing in the first 256 bytes of memory. An additional feature allows the software to test and branch on the state of any bit within these locations. For test and branch instructions the value of the bit tested is placed in the carry bit of the condition code register.

Function	Mnemonic n = 0 7
Branch if bit n set	BRSET n
Branch if bit n clear	BRCLR n
Set bit n	BSET n
Clear bit n	BCLR n

#### **Branch Instructions:**

If a specific condition is met, the instruction branches. If not, no operation is performed.

Function	Mnemonic
Branch always	BRA
Branch never	BRN
Branch if higher	BHI
Branch if lower or same	BLS
Branch if carry clear	BCC
Branch if higher or same	BHS
Branch if carry set	BCS
Branch if lower	BLO
Branch if not equal	BNE
Branch if equal	BEQ
Branch if half carry clear	BHCC
Branch if half carry set	BHCS
Branch if plus	BPL
Branch if minus	BMI
Branch if interrupt mask bit clear	BMC
Branch if interrupt mask bit set	BMS
Branch if interrupt line low	BIL
Branch if interrupt line high	BIH
Branch to subroutine	BSR

### Control Instructions:

Used to control processor operation during program execution. They are register referenced instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set carry bit	SEC
Clear carry bit	CLC
Set interrupt mask bit	SEI
Clear interrupt mask bit	CLI
Software interrupt	SWI
Return from subroutine	RTS
Return from interrupt	RTI
Reset stack pointer	RSP
No-Operation	NOP
Stop	STOP
Wait	WAIT

Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

#### **Opcode Map Summary:**

The following table is an opcode map for the instructions used on the MPU. The legend following the table shows how to use the table.


	Bit Mar	ipulation	Branch		Read-	Modify	-Write		Cor	ntrol		R	egister	/Memo	rv		
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
Hi	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F	Hi
Low	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	Low
0	5 BRSET0	5 BSET0	3 BRA	5 NEG	3 NEGA	3 NEGX	6 NEG	5 NEG	9 RTI		2 SUB	3 SUB	4 SUB	5 SUB	4 SUB	3 SUB	0 0000
0000	3 BTB	2 BSC		2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH		2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
1	5	5	3						6		2	3	4	5	4	3	
0001	BRCLR0	BCLR0	BRN						RTS		CMP	CMP	CMP	CMP	CMP	CMP	1 0001
	3 BTB	2 BSC	2 REL						1 INH		2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
2	ə BRSET1	э BSET1	3 BHI								SBC	SBC	4 SBC	э SBC	4 SBC	SBC	2 0010
0010	3 BTB	2 BSC									2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
3	5	5	3	5	3	3	6	5	10		2	3	4	5	4	3	
0011	BRCLR1	BCLR1	BLS	COM	COMA	COMX	COM	COM	SWI		CPX	CPX	CPX	CPX	CPX	CPX	3 0011
	3 BTB	2 BSC 5	2 REL 3	2 DIR	1 INH 3	1 INH 3	2 IX1	1 IX	1 INH		2 IMM	2 DIR 3	3 EXT	3 IX2	2 IX1	1 IX	
4 0100	BRSET2	BSET2	BCC	LSR	LSRA	LSRX	LSR	LSR			AND	AND	AND	AND	AND	AND	4 0100
0100	3 BTB	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX			2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
5	5	5	3								2	3	4	5	4	3	5 0101
0101	BRCLR2	BCLR2	BCS								BIT	BIT	BIT	BIT	BIT	BIT	5 0101
	3 BTB	2 BSC	2 REL 3	5	3	3	6	5			2 IMM	2 DIR 3	3 EXT	3 IX2	2 IX1	1 IX	
6 0110	BRSET3	BSET3	BNE	ROR	RORA	RORX	ROR	ROR			LDA	LDA	LDA	LDA	LDA	LDA	6 0110
0110	3 BTB	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX			2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
7	5	5	3	5	3	3	6	5		2		4	5	6	5	4	7 0111
0111	BRCLR3 3 BTB	BCLR3 2 BSC	BEQ 2 REL	ASR 2 DIR	ASRA 1 INH	ASRX 1 INH	ASR 2 IX1	ASR 1 IX		TAX 1 INH		STA 2 DIR	STA 3 EXT	STA 3 IX2	STA 2 IX1	STA 1 IX	7 0111
0	5 5	z 150 5	3	z Dit 5	3	3	5 6	5		2	2	3	<u>5 LAI</u> 4	5 1742	4	3	
8 1000	BRSET4	BSET4	BHCC	LSL	LSLA	LSLX	LSL	LSL		CLC	EOR	EOR	EOR	EOR	EOR	EOR	8 1000
	3 BTB	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX		1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
9 1001	BRCLR4	BCLR4	BHCS	ROL	ROLA	ROLX	ROL	ROL		SEC	ADC	ADC	ADC 4	ADC	ADC 4	ADC	9 1001
1001	3 BTB	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX		1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
А	5 BRSET5	5 BSET5	3 BPL	5 DEC	3 DECA	3 DECX	6 Dec	5 DEC		2 CLI	2 ORA	3 ORA	4	5 ORA	4 ORA	3 ORA	A 1010
1010	3 BTB	2 BSE 15		2 DEC	1 INH	1 INH	2 IX1	1 IX		1 INH	2 IMM		ORA 3 EXT	3 IX2	2 IX1	1 IX	A 1010
В	5	5	3							2	2	3	4	5	4	3	
1011	BRCLR5	BCLR5	BMI							SEI	ADD	ADD	ADD	ADD	ADD	ADD	B 1011
-	3 BTB 5	2 BSC 5	2 REL 3	5	3	3	6	5		1 INH 2	2 IMM	2 DIR 2	3 EXT 3	3 IX2 4	2 IX1 3	1 IX 2	
C 1100	BRSET6	BSET6	BMC	INC	INCA	INCX	INC	INC		RSP		JMP	JMP	JMP	JMP	JMP	C 1100
	3 BTB	2 BSC 5	2 REL 3	2 DIR	1 INH 3	1 INH 3	2 IX1	1 IX		1 INH 9	6	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	
D 1101	BRCLR6	BCLR6	BMS	TST	TSTA	TSTX	TST	TST		NOP	BSR	JSR	JSR	JSR	JSR	JSR	D 1101
	3 BTB	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX		1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX	$\vdash$
Е	5 BRSET7	5 BSET7	3 BIL						2 Stop		2 LDX	3 LDX	4 LDX	5 LDX	4 LDX	3 LDX	E 1110
1110	3 BTB	2 BSC							1 INH		2 IMM		3 EXT	3 IX2	2 IX1	1 IX	
F	5	5	3	5	3	3	6	5	2	2		4	5	6	5	4	
1111	BRCLR7	BCLR7 2 BSC	BIH 9 PEI	CLR	CLRA	CLRX	CLR	CLR	WAIT	TXA 1 INH		STX	STX	STX	STX	STX 1 IX	F 1111
	3 BTB	2 BSC	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	1 INH		2 DIR	3 EXT	3 IX2	2 IX1	ı IX	

#### **Abbreviations for Address Modes:**

INH A X IMM DIR	Inherent Accumulator Index Register Immediate Direct
DIR	Direct

EXT Extended REL Relative BSC Bit set/clear BTB Bit test and branch IX

Indexed, 1 byte offset Indexed, 2 byte offset



Copyright © 2000 innovASIC

\_ The End of Obsolescence™

Indexed, no offset IX1 IX2

> www.innovasic.com Customer Support: 1-888-824-4184

Page 21 of 32

AC/DC Parameters

Absolute maximum ratings:	
Supply Voltage (V <sub>DD</sub> )	0.3V to 6V
Input Pin Voltage (V <sub>IN</sub> )	0.3 to V <sub>DD</sub> +0.3V
DC Input Current per pin (I)	±10mA
Operating Temperature	40°C to 85°C
Storage temperature Range (Tstg)	55°C to 125°C
Lead Temperature 30	0°C for 10 seconds

Note: The specifications indicate levels where permanent damage to the device may occur. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods may adversely affect the long-term reliability of the device.

#### **Electrical Specifications** @ 5.0V

(V<sub>DD</sub>=2.7 to 5.5 Vdc, V<sub>SS</sub>=0, T<sub>A</sub>=T<sub>L</sub> to T<sub>H</sub>), unless otherwise specified

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	Supply Voltage	2.7	5.5	V
V <sub>OL</sub>	Output Voltage I <16mA	-	0.4	V
$V_{OH}$	Output Voltage, I <sub>LOAD</sub> ≤16mA	2.4	-	V
I <sub>OL</sub>	Output Current	-	16	mA
I <sub>OH</sub>		-	-16	mA
V <sub>IH</sub>	High Level input Voltage	2	-	V
V <sub>IL</sub>	Low Level input Voltage	-	0.8	V
I <sub>IH</sub>	High Level input Current	-	1	μΑ
$I_{IL}$	Low Level input Current	-	-1	μΑ
I <sub>IL</sub>	Input Pull-Up Current	-30	-110	μΑ
I <sub>IH</sub>	Input Pull-Down Current	30	135	μΑ
Vt-	Schmitt Negative Threshold	0.7	-	V
Vt+	Schmitt Positive Threshold	-	2.1	V
Vh	Schmitt Hysteresis	0.4	-	V
	Frequency of Operation			
$\mathbf{f}_{\mathrm{OSC}}$	Crystal	-	5	MHz
$\mathbf{f}_{\mathrm{OSC}}$	External Clock	DC	5	MHz

#### **DC CHARACTERISTICS**

Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

### Electrical Specifications @ 3.0V

(V\_DD=2.7 to 5.5 Vdc, V\_SS=0, T\_A=T\_L to T\_H), unless otherwise specified

#### **DC CHARACTERISTICS**

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	Supply Voltage	2	3.6	V
V <sub>OL</sub>	Output Voltage I <16mA	-	0.4	V
$V_{\rm OH}$	Output Voltage, I <sub>LOAD</sub> ≤16mA	2.4	-	V
I <sub>OL</sub>	Output Current	-	16	mA
I <sub>OH</sub>		-	-16	mA
V <sub>IH</sub>	High Level input Voltage	2	-	V
V <sub>IL</sub>	Low Level input Voltage	-	0.8	V
I <sub>IH</sub>	High Level input Current	-	1	μΑ
I <sub>IL</sub>	Low Level input Current	-	-1	μΑ
I <sub>IL</sub>	Input Pull-Up Current	-30	-110	μΑ
I <sub>IH</sub>	Input Pull-Down Current	30	140	μΑ
Vt-	Schmitt Negative Threshold	0.7	-	V
Vt+	Schmitt Positive Threshold	-	2.1	V
Vh	Schmitt Hysteresis	0.4	-	V
	Frequency of Operation			
$\mathbf{f}_{\text{OSC}}$	Crystal	-	5	MHz
$\mathbf{f}_{\mathrm{OSC}}$	External Clock	DC	5	MHz

### IA6805E2 Microprocessor Unit Control Timing

 $V_{SS}=0V, T_A=T_L \text{ to } T_H$ 

			c = 3.0 c = 1MH			= 5.0V $sc = 5M$		
	Sym	Min	Тур	Max	Min	Тур	Max	Unit
Parameters								
I/O Port Timing – Input Setup Time (Figure 14)	t <sub>PVASL</sub>	500	-	-	250	-	-	ns
Input Hold Time (Figure 14)	<b>t</b> <sub>ASLPX</sub>	100	-	-	100	-	-	ns
Output Delay Time (Figure 14)	t <sub>ASLPV</sub>	-	-	0	-	I	0	ns
Interrupt Setup Time (Figure 15)	T <sub>ILASL</sub>	2	-	-	0.4	-	-	μs
Crystal Oscillator Startup Time (Figure 16)	toxov	-	30	300	-	15	100	ms
Wait Recovery Startup Time (Figure 17)	t <sub>IVASH</sub>	-	-	10	-	-	2	μs
Stop Recovery Startup Time (Figure 18)	t <sub>ILASH</sub>	-	-	10	-	-	2	μs
Required Interrupt Release (Figure 15)	t <sub>DSLIH</sub>	-	-	5	-	-	1.0	μs
Timer Pulse Width (Figure 17)	t <sub>TH</sub> , t <sub>TL</sub>	0.5	-	-	0.5	-	-	t <sub>CYC</sub>
Reset Pulse Width (Figure 16)	t <sub>RL</sub>	5.5	-	-	1.5	-	-	μs
Timer Period (Figure 17)	t <sub>TLTL</sub>	1.0	-	-	1.0	-	-	tcyc
Interrupt Pulse Width Low (Figure10)	t <sub>ILIH</sub>	1.0	-	-	1.0	-	-	tcyc
Interrupt Pulse Period	t <sub>ILIL</sub>	*	-	-	*	-	-	tcyc
(Figure 10)								
Oscillator Cycle Period	tolol	1000	-	-	200	-	-	ns
$(1/5 \text{ of } t_{CYC})$ (Figure 3)								
OSC1 Pulse Width High (Figure 3)	toh	350	-	-	75	-	-	ns
OSC1 Pulse Width Low (Figure 3)	tol	350	-	-	75	-	-	ns

\*The minimum period of  $t_{\rm ILIL}$  should not be less than the number of  $t_{\rm CYC}$  cycles it takes to execute the interrupt service routine plus 20  $t_{\rm CYC}$  cycles.

Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

### IA6805E2 Microprocessor Unit Bus Timing

 $V_{SS}=0V$ ,  $T_A=T_L$  to  $T_H$  (Figure 19)

Num	ım Parameters		V <sub>DD</sub> = 3.0V f <sub>osc</sub> = 1MHz 50pF Load		$\begin{array}{l} V_{DD}=5.0V\pm\!\!10\%\\ f_{OSC}=5MHz\\ 1TTL,130pFLoad \end{array}$		
		Min	Max	Min	Max		
1	Cycle Time	5000	DC	1000	DC	ns	
2	Pulse Width, DS Low	2800	-	560	-	ns	
3	Pulse Width, DS High	1800	-	375	-	ns	
4	Clock Transition	-	100	-	30	ns	
8	RW_n	10	-	10	-	ns	
9	Non-Muxed Address Hold	800	-	100	-	ns	
11	RW_n Delay From DS Fall	-	500	-	300	ns	
16	Non-Muxed Address Delay From AS Rise	0	200	0	100	ns	
17	MPU Read Data Setup	200	-	115	-	ns	
18	Read Data Hold	0	800	0	160	ns	
19	MPU Data Delay, Write	-	0	-	120	ns	
21	Write Data Hold	800	-	55	-	ns	
23	Muxed Address Delay From AS Rise	0	250	0	120	ns	
24	Muxed Address Valid to AS Fall	600	-	55	-	ns	
25	Muxed Address Hold	250	750	60	180	ns	
26	Delay DS Fall to AS Rise	800	-	160	-	ns	
27	Pulse Width, AS High	850	-	175	-	ns	
28	Delay, AS Fall to DS Rise	800	-	160	-	ns	

### Figure 14: I/O Port Timing

 $V_{LOW}=0.8V, V_{HIGH}=V_{DD}-2.0V, V_{DD}=5.0V\pm10\%$   $T_{A}=T_{L} \text{ to } T_{H}, C_{L} \text{ on Port}=50 pF, f_{OSC}=5 MHz$ 




\*Note: The address strobe of the first cycle of the next instruction.

Copyright © 2000 <u>innov</u>ASIC


\_\_\_\_\_ The End of Obsolescence<sup>™</sup>

Figure 15: IRQ\_n and TCR7\_N Interrupt Timing



**Note:** t<sub>DSLIH</sub>- the interrupting device must release the IRQ\_N line within this time to prevent subsequent recognition of the same interrupt.

#### Figure 16: Power-On-Reset and RESET\_n Timing



Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™

#### Figure 17: Timer Interrupt After WAIT Instruction Timing






Figure 18: Interrupt Recovery From STOP Instruction Timing



Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™


# IA6805E2 Microprocessor Unit Figure 19: Bus Timing







Copyright © 2000 innovASIC \_ The End of Obsolescence™

## **PDIP Packaging Dimensions**









SIDE VIEW	(LENGTH)
-----------	----------

Lead Count					
	40 (in Inches)				
Symbol	MIN	MAX			
А	-	.200			
A1	.015	-			
В	.015	.020			
B1	.040	.060			
С	.008	.012			
D	1.980	2.065			
Е	.580	.610			
E1	.520	.560			
e	.100	ТҮР			
eA	.580	-			
eB	-	.686			
L	.100	MIN			


Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™







BOTTOM VIEW



LEAD COUNT						
	44 (in Millimeters)					
Symbol	MIN	MAX				
А	4.20	4.57				
A1	2.29	3.04				
D1	16.51	16.66				
D2	14.99	16.00				
D3	12.70 BSC					
E1	16.51	16.66				
E2	14.99	16.00				
E3	12.70	BSC				
е	1.27	BSC				
D	17.40	17.67				
Е	17.40	17.65				

### **Package Options**


Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™ www.innovasic.com Customer Support: 1-888-824-4184

LEAD COUNT

The IA6805E2 is available in two package styles as shown in the table below.

Package Type	Environment	Order Number	
40 Lead Ceramic DIP, 600 mil wide	Military	IA6805E2-CD40M	
40 Lead Plastic DIP, 600 mil wide	Industrial	IA6805E2-PDW40I	
	Commercial	IA6805E2-PDW40C	
44 Lead Ceramic Leaded Chip Carrier	Military	IA6805E2-CLC44M	
44 Lead Ceramic Leadless Chip Carrier	Military	IA6805E2-CLL44M	
44 Lead Plastic Leaded Chip Carrier	Industrial	IA6805E2-PLC44I	
	Commercial	IA6805E2-PLC44C	

The following diagram depicts the **<u>innovASIC</u>** Product Identification Number.



### IA6805E2 Microprocessor Unit Package Designator Table

Package Type	innovASIC Designator
Ceramic side brazed Dual In-line	CDB
Cerdip with window	CDW
Ceramic leaded chip carrier	CLC
Cerdip without window	CD
Ceramic leadless chip carrier	CLL
PLCC	PLC
Plastic DIP standard (300 mil)	PD
Plastic DIP standard (600 mil)	PDW
Plastic metric quad flat pack	PQF
Plastic thin quad flat pack	PTQ
Skinny Cerdip	CDS
Small outline plastic gull-wing(150 mil body)	PSO
Small outline medium plastic gull-wing (207 mil body)	PSM
Small outline narrow plastic gull wing (150 mil body)	PSN
Small outline wide plastic gull wing (300 mil body)	PSW
Skinny Plastic Dip	PDS
Shrink small outline plastic (5.3mm .208 body)	PS
Thin shrink small outline plastic	PTS
Small outline large plastic gull wing (330 mil body)	PSL
Thin small outline plastic gull-wing (8 x 20mm) [TSOP]	PST
PGA	CPGA
BGA	CBGA

Contact **<u>innov</u>ASIC** for other package and processing options.

Copyright © 2000 <u>innov</u>ASIC \_\_\_\_\_ The End of Obsolescence™