## FEATURES

- Form, Fit, and Function Compatible with the Hamis ${ }^{\ominus}$ CDP6805E2CE and Motomla ${ }^{\odot}$ MC146805E 2
- Internal 8-bit Timer with 7-Bit Programmable Prescaler
- On-chip Clock
- Memory Mapped I/ 0
- Versatile Interrupt H andling
- True Bit Manipulation
- Bit Test and Branch Instruction
- Vectored Intemupts
- Power-saving STOP and WAIT Modes
- Fully Static Operation


## - 112 Bytes of RAM

The IA6805E2 is a "plug-and-play" drop-in replacement for the original IC. innovA SIC produces replacement ICs using its MILES ${ }^{\text {TM }}$, or Managed IC Lifetime Extension System, cloning technology. This technology produces replacement ICs far more complex than "emulation" while ensuring they are compatible with the original IC. MILESTM captures the design of a clone so it can be produced even as silicon technology advances. MILE STM also verifies the clone against the original IC so that even the "undocumented features" are duplicated. This data sheet documents all necessary engineering information about the IA6805E2 including functional and I/ O descriptions, electrical characteristics, and applicable timing.

## Functional Block Diagram



Copyright © 2000 innovASIC The End of Obsolescence ${ }^{\text {TM }}$

www.innovasic.com Customer Support:

## IA6805E 2

Preliminary Data Sheet
Microprocessor Unit
Figure 1 illustrates the IA6805E2. The IA6805E2 (CMOS) Microprocessor Unit (MPU) is a low cost, low power MPU. It features a CPU, on-chip RAM, parallel I/ O compatibility with pins programmable as input or output. The following paragraphs will further describe this system block diagram and design in more detail.

Figure 1: System Block Diagram


## Functional Overview

## I/ 0 Signal Description

The table below describes the I/ O characteristics for each signal on the IC. The signal names correspond to the signal names on the pinout diagrams provided.

| SIGNAL N AME | I/ 0 | D E SCRIPTION |
| :---: | :---: | :---: |
| $\begin{aligned} & V_{\text {Dod }} \text { and } V_{\text {ss }} \\ & (\text { Power and Ground }) \end{aligned}$ | N / A | Source: These two pins provide power to the chip. $\mathrm{V}_{\mathrm{D} D}$ provides +5 volts ( $\pm 0.5$ ) power and $V_{\text {ss }}$ is ground. |
| $\begin{aligned} & \begin{array}{l} \text { RESET_n } \\ \text { (Reset) } \end{array} \\ & \hline \end{aligned}$ | I | T T L: Input pin that can be used to reset the MPU's internal state by pulling the reset_n pin low. |
| $\begin{aligned} & \text { IRQ_n } \\ & \text { (Interrupt Request) } \end{aligned}$ | I | T TL: Input pin that is level and edge sensitive. Can be used to request an interrupt sequence. |
| LI <br> (Load Instruction) | 0 | T TL with slew rate control: 0 utput pin used to indicate that a next opcode fetch is in progress. Used only for certain debugging and test systems. Not connected in normal operation. Overlaps D ata Strobe (D S) signal. This output is capable of driving one standard TTL load and 50 pF . |
| $\mathrm{D}_{(\mathrm{D} \text { ata Strobe) }}^{\mathrm{D} \text { ) }}$ | 0 | T T L w ith slew rate control: O utput pin used to transfer data to or from a peripheral or memory. D S occurs anytime the MPU does a data read or write and during data transfer to or from internal memory. D S is available at $f_{0 S C} \div 5$ when the MPU is not in the WAIT or STOP mode. This output is capable of driving one standard TTL load and 130 pF . |
| $\begin{aligned} & \text { R W_n } \\ & \text { (Read/W rite) } \end{aligned}$ | 0 | TTL with slew rate control: 0 utput pin used to indicate the direction of data transfer from internal memory, I/O registers, and external peripheral devices and memories. Indicates to a selected peripheral whether the MPU is to read ( $R \mathrm{~W}$ n high) or write (RW_n low) data on the next data strobe. This output is capable of driving one standard TTL load and 130 pF . |
| AS | 0 | T T L with slew rate control: 0 utput strobe used to indicate the presence of an address on the 8 -bit multiplexed bus. The AS line is used to demultiplex the eight least significant address bits from the data bus. AS is available at $f_{0 s c} \div 5$ when the MPU is not in the WAIT or STOP modes. This output is capable of driving one standard TTL load and 130 pF . |
| PA0-PA7/ PB0-PB7 <br> (Input/ Output Lines) | I/ 0 | TTL with slew rate control: These 16 lines constitute Input/ Output ports A and B. Each line is individually programmed to be either an input or output under software control of the D ata Direction Register (D D R) as shown below in Table 1 and Figure 2. The port I/ O is programmed by writing the corresponding bit in the D D R to a "1" for output and a " 0 " for input. In the output mode the bits are latched and appear on the corresponding output pins. All the D D R's are initialized to a " 0 " on reset. The output port registers are not initialized on reset. Each output is capable of driving one standard TTL load and 50 pF . |
| $\left(\begin{array}{l} \text { A8-A12 } \\ \text { (H igh Order Address Lines) } \end{array}\right.$ | 0 | T T L with slew rate control: These five outputs constitute the higher order non- multiplexed address lines. Each output is capable of driving one standard TTL load and 130 pF . |
| $\begin{aligned} & \text { B0-B7 } \\ & \text { (Address/Data Bus) } \end{aligned}$ | I/ 0 | TTL with slew rate control: These bi-directional lines constitute the lower order addresses and data. These lines are multiplexed with address present at address strobe time and data present at data strobe time. When in the data mode, these lines are bidirectional, transferring data to and from memory and peripheral devices as indicated by the RW_n pin. As outputs, these lines are capable of driving one standard TTL load and 130 pF . |
| Timer | I | T T L : Input used to control the internal tim er/ counter circuitry. |
| $\begin{aligned} & \text { OSC 1, O S C } 2 \\ & \text { (System C lock) } \end{aligned}$ | I/ 0 | T TL O scillator input/output: These pins provide controlinput for the on-chip clock oscillator circuits. Either a crystal or external clock is connected to these pins to provide a system clock. The crystal connection is shown in Figure 3. The OSC 1 to bus transitions for system designs using oscillators slower than 5 MHz is shown in Figure 4. |
| Crystal |  | The circuit shown in Figure 3 is recommended when using a crystal. An external CMOS oscillator is recommended when using crystals outside the specified ranges. To minim ize output distortion and start-up stabilization time, the crystal and components should be mounted as close to the input pins as possible. |
| External Clock |  | When an external clock is used, it should be applied to the OSC1 input with the O SC 2 input not connected, as shown in Figure 3. |

## Table 1

## I/ 0 Pin Functions

| R/ W-n | DDR | I/ O Pin Functions |
| :---: | :---: | :--- |
| 0 | 0 | The I/ O pin is in iput mode. D ata is written <br> into the output data latch. |
| 0 | 1 | D ata is written into the output data latch and <br> output to the I/ O pin. |
| 1 | 0 | The state of the I/ O pin is read. |
| 1 | 1 | the I/ O pin is in an output mode. The <br> output data latch is read. |

Figure 2: PA0-PA7/ PB0-PB7 (Input/ Output Lines)
I/O Port Circutry and Register Configuration:



## Figure 3: OSC1, OSC2 (System Clock)

Crystal Parameters Representative Frequencies:

|  | $\mathbf{5 . 0} \mathbf{M H z}$ | $\mathbf{4 . 0} \mathbf{M H z}$ | $\mathbf{1 0} \mathbf{M H z}$ |
| :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\mathrm{S}} \max$ | $50 \Omega$ | $75 \Omega$ | $400 \Omega$ |
| C 0 | 8 pF | 7 pF | 5 pF |
| C 1 | 0.02 pF | 0.012 pF | 0.008 pF |
| Q | 50 k | 40 k | 30 k |
| $\mathrm{C}_{\text {OSC1 }}$ | $15-30 \mathrm{pF}$ | $15-30 \mathrm{pF}$ | $15-40 \mathrm{pF}$ |
| $\mathrm{C}_{\text {OSC2 }}$ | $15-25 \mathrm{pF}$ | $15-25 \mathrm{pF}$ | $15-30 \mathrm{pF}$ |

Oscillator Connections:


## Figure 4: 0SC1, OSC2 (System Clock)

OSC1to Bus Transitions Timing Waveforms:


## Functional Description

## Memory:

The MPU is capable of addressing 8192 bytes of memory and I/ O registers. The locations are divided into internal memory space and external memory space as shown in Figure 5.

The first 128 bytes of memory contain internal port I/ O locations, timer locations, and 112 bytes of RAM. The MPU can read from or write to any of these locations. During program reads from on chip locations, the MPU accepts data only from the addressed on chip location. Any read data appearing on the input bus is ignored.

The shared stack area is used during interrupts or subroutine calls. A maximum of 64 bytes of RAM is available for stack usage. The stack pointer is set to $\$ 7 \mathrm{f}$ at power up. The unused bytes of the stack can be used for data storage or temporary work locations, but care must be taken to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

Figure 5: Memory Map


The following paragraphs describe the registers contained in the MPU. Figure 6 shows the programming model and Figure 7 shows the interrupt stacking order.

Figure 6: Programming Model


## Figure 7: Interrupt Stacking Order

NOTE: Since the stack pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.


## A(Accumulator):

The accumulator is an 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.
$\qquad$ The

## X(Index Register):

The index register is an 8 -bit register used during the indexed addressing mode. It contains an 8 -bit value used to create an effective address. The index register may also be used as a temporary storage area when not performing addressing operations.

## PC(Program Counter):

The program counter is a 13 -bit register that holds the address of the next instruction to be performed by the MPU.

## SP(Stack Pointer):

The stack pointer is a 13-bit register that holds the address of the next free location on the stack. During an MPU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location $\$ 007 \mathrm{f}$. The seven most significant bits of the stack pointer are permanently set to 0000001. They are appended to the six least significant register bits to produce an address range down to location $\$ 0040$. The stack pointer gets decremented as data is pushed onto the stack and incremented as data is removed from the stack. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. The maximum number of locations for the stack pointer is 64 bytes. If the stack goes beyond this limit the stack pointer wraps around and points to it's upper limit thereby losing the previously stored information. Subroutine calls use 2 bytes of RAM on the stack and interrupts use 5 bytes.

## CC(Condition code Register):

The condition code register is a 5 -bit register that indicates the results of the instruction just executed. The bit is set if it is high. A program can individually test these bits and specific actions can be taken as a result of their states. Following is an explanation of each bit.

## C(Cany Bit):

The carry bit indicates that a carry or borrow out of the Arithmetic Logical Unit (ALU) occurred during the last arithmetic instruction. This bit is also modified during bit test, shift, rotate, and branch types of instructions.

## Z(Zero Bit):

The zero bit indicates the result of the last arithmetic, logical, or data manipulation was zero.

## N (Negative Bit):

The negative bit indicates the result to the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is high).

## I(Interrupt Mask Bit)

The interrupt mask bit indicates that both the external interrupt and the timer interrupt are disabled (masked). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

## H(Half Cany Bit)

The half carry bit indicates that a carry occurred between bits 3 and 4 of the ALU during an ADD or ADC operation.

## Resets:

The MPU can be reset by initial power up or by the external reset pin (reset_n).

## POR(Power On Reset)

Power on reset occurs on initial power up. It is strictly for power initialization conditions and should not be used to detect drops in the power supply voltage. There is a $1920 \mathrm{t}_{\text {cyc }}$ time out delay from the time the oscillator is detected. If the reset_n pin is still low at the end of the delay, the MPU will remain in the reset state until the external pin goes high.

## Reset_n

The reset_n pin is used to reset the MPU. The reset pin must stay low for a minimum of $\mathrm{t}_{\text {cyc }}$ to guarantee a reset. The reset_n pin is provided with a schmitt Trigger to improve noise immunity capability.

## Interrupts:

The MPU can be interrupted with the external interrupt pin (irq_n), the internal timer interrupt request, or the software interrupt instruction. When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. The processor registers are saved on the stack (stacking order shown in Figure 7) and the interrupt mask (I) is set to prevent additional interrupts. Normal processing resumes after the RTI instruction causes the register contents to be recovered from the stack. When the current instruction is completed, the processor checks all pending hardware interrupts and if unmasked (I bit clear) proceeds with interrupt processing. Otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. External interrupts hold higher priority than timer interrupts. At the end of an instruction execution, if both an external interrupt and timer interrupt are pending, the external interrupt is serviced first. The SWI gets executed with the same priority as any other instruction if the hardware interrupts are masked (I bit set). Figure 8 shows the Reset and Interrupt processing flowchart.

IA6805E 2
Preliminary Data Sheet
Microprocessor Unit
Figure 8: Reset and interrupt Processing Flowchart


## External Interupt:

If the external interrupt pin irq_ n is "low" and the interrupt mask bit of the condition code register is cleared, the external interrupt occurs. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the condition code register I-bit gets set masking further interrupts until the present one is serviced. The program counter is then loaded with the contents of the interrupt vector, which contains the location of the interrupt service routine. The contents of $\$ 1$ FFA and $\$ 1$ FFB specify the address for this service routine. A functional diagram of the external interrupt is shown in Figure 9 and a mode diagram of the external interrupt is shown in Figure 10. The timing diagram shows two different treatments of the interrupt line (irq_n) to the processor. The first shows several interrupt lines "wire ORed" to form the interrupts at the processor. If the interrupt line (irq_ n) remains low after servicing an interrupt, the next interrupt is recognized. The second shows single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service. After a pulse occurs, the next pulse should not occur until an RTI has occurred. The time between pulses (tiLII) is obtained by adding 20 instruction cycles to the total number of cycles it takes to complete the service routine including the RTI instruction.
Figure 9: Intemupt Functional Diagram


Figure 10: Interrupt Mode Diagram


## Timer Interrupt:

If the timer mask bit (TCR6) and the interrupt mask bit (I) of the condition code register are cleared, each time the timer decrements to zero ( $\$ 01$ to $\$ 00$ transition) an interrupt request is generated. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the condition code register I-bit gets set masking further interrupts until the present one is serviced. The program counter is then loaded with the contents of the timer interrupt vector, which contains the location of the timer interrupt service routine. The contents of \$1FF8 and \$1FF9 specify the address for this service routine. If the MPU is in the wait mode and a timer interrupt occurs, then the contents of \$1FF6 and \$1FF7 specify the service routine. When the timer interrupt service routine is complete, the software executes an RTI instruction to restore the machine state and starts executing the interrupt program.

## Software Intemupt:

Software interrupt is an executable instruction regardless of the state of the interrupt mask bit (I) in the condition code register. SWI is similar to hardware interrupts. It executes after the other interrupts if the interrupt mask bit is zero. The contents of \$1FFC and \$1FFD specify the address for this service routine.

## Low Power Modes:

The low power modes consist of the stop instruction and the wait instruction. The following paragraphs explain these modes of operation.

## Stop Modes:

The stop instruction places the MPU in low power consumption mode. The stop instruction disables clocking of most internal registers. Timer control register bits 6 and 7 (TCR6 and TCR7) are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. The DS and AS output lines go "low" and the RW_n line goes "high". The multiplexed address/ data bus goes to the data input state. The high order address lines remain at the address of the next instruction. External interrupts are enabled by clearing the I bit in the condition code register. All other registers, memory, and I/ O remain unaltered. O nly an external interrupt or reset will bring the MPU out of the stop mode. Figure 11 shows a flowchart of the stop function.

## Figure 11: STOP Function Flowchart



## Wait Mode:

The wait instruction places the MPU in low power consumption mode. The wait instruction disables clocking of most internal registers. The D S and AS output lines go "low" and the RW_n line goes "high". The multiplexed address/ data bus goes to the data input state. The high order address lines remain at the address of the next instruction. External interrupts are enabled by clearing the I bit in the condition code register. All other registers, memory, and I/ O remain unaltered. Only an external interrupt, timer interrupt, or reset will bring the MPU out of the wait mode. The timer may be enabled to allow a periodic exit from the wait mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first. Then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer wait interrupt) is serviced since the MPU is no longer in the wait mode. Figure 12 shows a flowchart of the wait function.


## Timer:

The MPU contains a single 8 -bit software programmable counter driven by a 7 -bit software programmable prescaler. The counter may be loaded under program control and decrements to zero. When the counter decrements to zero, the timer interrupt request bit in the timer control register (TCR7) is set. Figure 13 shows a block diagram of the timer. If the timer mask bit (TCR6) and the interrupt mask bit (I) of the condition code register are cleared, an interrupt request is generated. After completion of the current instruction, the current state of the machine is pushed onto the stack. The timer interrupt vector address is then fetched from locations \$1FF8 and \$1FF9 and the interrupt routine is executed, unless the MPU was in the WAIT mode in which case the interrupt vector address in locations $\$ 1$ FF6 and $\$ 1$ FF7 is fetched. Power-On-Reset causes the counter to set to \$FF.

## Figure 13: Timer Block Diagram

NOTE:1. Prescaler and counter are clocked on the falling edge of the internal clock (AS) or external input.
2. Counter is written to during $D$ ata Strobe ( D S and counts down continuously.


The counter continues to count past zero, falling from $\$ 00$ to $\$ F F$, and continues. The processor may read the counter at any time without disturbing the count by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred. The timer interrupt request bit remains set until cleared by software. The interrupt is lost if this happens before the timer interrupt is serviced.

The prescaler is a 7-bit divider used to extend the maximum length of the timer. TCR bits 0-2 are programmed to choose the appropriate prescaler output, which is used as the count input. The prescaler is cleared by writing a " 1 " into TCR bit 3 , which avoids truncation errors. The processor cannot write to or read from the prescaler.

## Timer Input Mode 1:

When TCR4 $=0$ and TCR5 $=0$, the input to the timer is from an internal clock and the timer input is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement. The internal clock is the instruction cycle clock and is coincident with Address Strobe (AS) except during the wait instruction where it goes low. D uring the wait instruction the internal clock to the timer continues to run at its normal rate.

## Timer Input Mode 2:

When TCR4 $=1$ and TCR5 $=0$, the internal clock and timer input signal are AND ed to form the timer input. This mode can be used to measure external pulse widths. The external pulse turns on the internal clock for the duration of the pulse. The count accuracy in this mode is $\pm 1$ clock. Accuracy improves with longer input pulse widths.

## Timer Input Mode 3:

When TCR4 $=0$ and TCR5 $=1$, all inputs to the timer are disabled.

## Timer Input Mode 4:

When TCR4 = 1 and TCR5 = 1 , the internal clock input to the timer is disabled and the timer input then comes from the external TIMER pin. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts.

## TCR (Timer Control Register (\$0009)):

An 8-bit register that controls functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signals. All bits except bit 3 are read/write. Bits TCR5 - TCR0 are unaffected by reset_n.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TCR7 | TCR6 | TCR5 | TCR4 | TCR3 | TCR2 | TCR1 | TCR0 |
| Reset: |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

TCR7 - Timer Interrupt Request
Used to indicate the timer interrupt when it is logic one.
1 - Set when the counter decrements to zero or under program control.
0 - Cleared on external reset, POR, STOP instruction, or program control.

TCR6 - Timer Interrupt Mask
Used to inhibit the timer interrupt.
1 - Interrupt inhibited. Set on external reset, POR, STOP instruction, or program control.
0 - Interrupt enabled.

TCR5 - External or Internal
Selects input clock source. Unaffected by reset.
1 - External clock selected.
0 - Internal clock selected (AS) (fosc/5).

## TCR4 - Timer External Enable

Used to enable external timer pin or to enable the internal clock. Unaffected by reset.
1 - Enables external timer pin.
0 - D isables external timer pin.

## TCR3 - Prescaler Clear

Write only bit. Writing a " 1 " to this bit resets the prescaler to zero. A read of this location always indicates a zero. Unaffected by reset.

TCR2, TCR1, TCR0 - Prescaler select bits
D ecoded to select one of eight outputs of the prescaler. Unaffected by reset.

## Prescaler

| TRC2 | TRC1 | TRC0 | RESET |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\div 1$ |
| 0 | 0 | 1 | $\div 2$ |
| 0 | 1 | 0 | $\div 4$ |
| 0 | 1 | 1 | $\div 8$ |
| 1 | 0 | 0 | $\div 16$ |
| 1 | 0 | 1 | $\div 32$ |
| 1 | 1 | 0 | $\div 64$ |
| 1 | 1 | 1 | $\div 128$ |

The

The MPU has 61 basic instructions divided into 5 types. The 5 types are Register/ memory, read-modifywrite, branch, bit manipulation, and control.

## Register/ Memory Instructions:

Most of the following instructions use two operands. One is either the accumulator or the index register and the other is obtained from memory. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand.

| Function | Mnemonic |
| :--- | :---: |
| Load A from memory | LD A |
| Load X from memory | LD X |
| Store A in memory | STA |
| Store X in memory | STX |
| Add memory to A | AD D |
| Add memory and carry to A | ADC |
| Subtract memory | SUB |
| Subtract memory from A with Borrow | SBC |
| AND memory to A | AND |
| OR memory with A | O RA |
| Exclusive O R memory with A | E O R |
| A rithmetic compare A with memory | CMP |
| Arithmetic compare X with memory | CPX |
| Bit test memory with A (logical compare) | BIT |
| Jump Unconditional | JMP |
| Jump to subroutine | JSR |

## Read-Modify-Write Instructions:

These instructions read a memory or register location, modify or test its contents and then write the modified value back to memory or the register.

| Function | Mnemonic |
| :--- | :---: |
| Increment | INC |
| Decrement | DEC |
| Clear | CLR |
| Complement | COM |
| Negate (2's complement) | NEG |
| Rotate Left Thru Carry | ROL |
| Rotate Right Thru Carry | ROR |
| Logical shift left | LSL |
| Logical shift right | LSR |
| Arithmetic shift right | ASR |
| Test for negative or zero | TST |

The MPU is capable of altering any bits residing in the first 256 bytes of memory. An additional feature allows the software to test and branch on the state of any bit within these locations. For test and branch instructions the value of the bit tested is placed in the carry bit of the condition code register.

| Function | Mnemonic <br> $\mathbf{n = 0 . . . 7}$ |
| :--- | :---: |
| Branch if bit n set | BRSET n |
| Branch if bit n clear | BRCLR n |
| Set bit n | BSET n |
| Clear bit n | BCLR n |

## Branch Instructions:

If a specific condition is met, the instruction branches. If not, no operation is performed.

| Function | Mnemonic |
| :--- | :---: |
| Branch always | BRA |
| Branch never | BRN |
| Branch if higher | BHI |
| Branch if lower or same | BCC |
| Branch if carry clear | BHS |
| Branch if higher or same | BCS |
| Branch if carry set | BLO |
| Branch if lower | BNE |
| Branch if not equal | BEQ |
| Branch if equal | BHCC |
| Branch if half carry clear | BHCS |
| Branch if half carry set | BMI |
| Branch if plus | BMC |
| Branch if minus | BMS |
| Branch if interrupt mask bit clear | BIL |
| Branch if interrupt mask bit set | BIH |
| Branch if interrupt line low | BSR |
| Branch if interrupt line high |  |
| Branch to subroutine |  |

Used to control processor operation during program execution. They are register referenced instructions.

| Function | Mnemonic |
| :--- | :---: |
| Transfer A to X | TAX |
| Transfer X to A | TXA |
| Set carry bit | SEC |
| Clear carry bit | CLC |
| Set interrupt mask bit | SEI |
| Clear interrupt mask bit | CLI |
| Software interrupt | SWI |
| Return from subroutine | RTS |
| Return from interrupt | RTI |
| Reset stack pointer | RSP |
| No-Operation | NOP |
| Stop | STOP |
| Wait | WAIT |

IA6805E 2
Preliminary Data Sheet
Microprocessor Unit

## Opcode Map Summary:

The following table is an opcode map for the instructions used on the MPU. The legend following the table shows how to use the table.

|  | Bit Manipulation |  | Branch | Read-Modify-Write |  |  |  |  | Control |  | Register/ Memory |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BTB | BSC | REL | DIR | INH | INH | IX1 | IX | INH | INH | IMM | DIR | EXT | IX2 | IX1 | IX |  |
| $\begin{gathered} \hline \text { Hi } \\ \text { Low } \\ \hline \end{gathered}$ | $0000$ | 0001 | 0010 | 0011 | $0100$ | 0101 | $0110$ | $0111$ | $\begin{gathered} \hline 8 \\ 1000 \\ \hline \end{gathered}$ | 1001 | $\begin{gathered} \hline \mathrm{A} \\ 1010 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { B } \\ 1011 \end{gathered}$ | $\begin{gathered} \hline \mathrm{C} \\ 1100 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { D } \\ 1101 \end{gathered}$ | $\begin{gathered} \hline \mathrm{E} \\ 1110 \end{gathered}$ | $\begin{gathered} \hline \mathrm{F} \\ 1111 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{Hi} \\ \text { Low } \end{gathered}$ |
| $\begin{array}{\|c\|c} 0 \\ 0000 \end{array}$ |  <br> 3 <br> BRSET0 <br> 3 | ${ }_{2} \begin{gathered}\text { BSET0 } \\ \text { BSC }\end{gathered}$ | $$ |  |  |  |  | $\begin{array}{r} \hline{ }^{5}{ }^{\mathrm{NEG}}{ }_{\mathrm{IX}} \end{array}$ |  |  |  | $\begin{gathered} \hline{ }^{3} \\ \text { SUB } \\ \text { DIR } \\ \hline \end{gathered}$ |  | $\begin{array}{r} \hline 5 \\ \text { SUB } \\ \mathrm{IX} 2^{5} \\ \hline \end{array}$ | SUB ${ }^{\text {IX } 1}{ }^{4}$ | $\|c\| c_{\text {SUB }}{ }^{3}$ | 00000 |
| $\begin{array}{\|c\|c} 1 \\ 0001 \end{array}$ |  <br> 3 <br> $3 R C L R 0$ <br> 3 | $\begin{array}{\|lr\|} \hline & 5 \\ 2 & \text { BCLRO } \\ 2 & \text { BSC } \\ \hline \end{array}$ |  |  |  |  |  |  | $\|$  <br>  RTS <br> 1  <br> INH  |  | ${ }^{2} \begin{gathered}\text { CMP } \\ 2\end{gathered}{ }^{2} \mathrm{IMM}{ }^{2}$ | $\begin{array}{\|c\|} \hline \text { CMP } \\ \text { DIR } \\ \hline \end{array}$ |  | CMP ${ }^{5}$ | CMP ${ }^{\text {IX } 1}{ }^{4}$ | $\begin{array}{r} \hline{ }^{3} \\ \text { CMP } \\ \hline \end{array}$ | 10001 |
| $\begin{gathered} 2 \\ 0010 \end{gathered}$ | BRSET1  <br> 3 BTB | $\begin{array}{\|ll\|} \hline & 5 \\ \hline & \text { BSET1 } \\ 2 & \text { BSC } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} & 3 \\ \text { BHI } \\ 2 & \text { REL }\end{array}$ |  |  |  |  |  |  |  |  | $\begin{gathered} \hline{ }^{3} \\ \mathrm{SBC} \\ \mathrm{DIR} \\ \hline \end{gathered}$ |  | SBC ${ }_{\text {IX2 }}{ }^{5}$ | SBC ${ }_{\text {IX1 }}{ }^{4}$ | $\mathrm{SBC}^{3}$ | 20010 |
| $\begin{gathered} 3 \\ 0011 \end{gathered}$ |  <br> 3 <br> BRCLR1 <br> BTB | $\begin{array}{\|ll\|} \hline & 5 \\ & \text { BCLR1 } \\ 2 & \text { BSC } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & 3 \\ & \text { BLS } \\ 2 & \text { REL } \end{array}$ |  |  |  |  |  | $\left\|\begin{array}{cc}  & 10 \\ & \text { SWI } \\ 1 & \text { INH } \end{array}\right\|$ |  |  | $\begin{gathered} 3^{3} \\ \text { CPX } \\ \hline \end{gathered}$ |  | $\begin{array}{r} { }^{5} \\ \mathrm{CPX} \\ \mathrm{IX} 2 \\ \hline \end{array}$ | $\begin{gathered} \hline \\ \mathrm{CPX} \\ \hline \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \\ \\ \\ \\ \\ \hline \end{array}$ | 30011 |
| $\begin{array}{\|c\|c} 4 \\ 0100 \end{array}$ |  <br> 3 <br> BRSET2 <br> 3 | $\begin{array}{\|ll\|} \hline & 5 \\ & \text { BSET2 } \\ 2 & \text { BSC } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline & 3 \\ & \text { BCC } \\ 2 & \text { REL } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  | $\begin{gathered} 3 \\ \text { AND } \\ \text { DIR } \\ \hline \end{gathered}$ |  | AND ${ }^{5}$ | [ ${ }_{\text {AND }}{ }^{4}$ | AND ${ }^{\text {a }}$ IX | 40100 |
| $\begin{gathered} 5 \\ 0101 \end{gathered}$ |  <br> 3 <br> BRCLR2 <br> 3 | $\begin{array}{\|l\|l\|} \hline & 5 \\ 2 & \text { BCLR2 } \\ 2 & \text { BSC } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  | ${ }_{\text {BIT }}{ }^{3}$ |  |  | ${ }^{\text {BIT }}{ }^{4}$ | $\begin{array}{\|l\|l\|} \hline & 3 \\ & \\ \hline & \\ & \\ \hline \end{array}$ | 50101 |
| $\begin{gathered} 6 \\ 0110 \end{gathered}$ |  <br> $3^{\text {BRSET3 }}$ <br> BTB | $\begin{array}{\|ll\|} \hline & 5 \\ & \text { BSET3 } \\ 2 & \text { BSC } \\ \hline \end{array}$ | $\begin{array}{\|lr\|} \hline & 3 \\ & \text { BNE } \\ 2 & \text { REL } \end{array} 2_{2}$ |  |  |  |  | $\begin{array}{\|cc\|} \hline & 5 \\ { }^{2} & \text { ROR } \\ 1 & \text { IX } \\ \hline \end{array}$ |  |  |  | $$ |  | $\begin{array}{r} \hline 5 \\ \text { LDA } \\ \hline \\ \hline \end{array}$ | $\mathrm{LDA}_{\text {IX1 }}{ }^{4}$ |  | 60110 |
| $\begin{array}{c\|c} 7 \\ 0111 \end{array}$ | ( ${ }^{\text {BRCLR3 }}$ ( ${ }^{5}$ | ${ }_{2} \begin{gathered}\text { BCLR3 } \\ \text { BSC }\end{gathered}$ | $2_{2}{ }^{\text {BEQ }}{ }^{\text {REL }}{ }^{3}$ |  | $\|c\| c^{\text {ASRA }}{ }^{3}$ | ${ }^{\text {a }}$ ASRX ${ }^{\text {INH }}{ }^{3}$ | ${ }_{2}{ }^{\text {ASR }}{ }^{\text {IX1 }} 1$ |  |  | ${ }^{2} \begin{gathered}\text { TAX } \\ 1 \\ \text { INH }\end{gathered}$ |  |  |  5 <br>  STA <br>   <br>  EXT | STA ${ }^{\text {IX2 }}$ | STA ${ }^{\text {IX } 1}$ | [ ${ }_{\text {STA }}{ }^{4}$ | 70111 |
| $\begin{gathered} 8 \\ 1000 \end{gathered}$ | BRSET4 <br> BTB | $\int_{2} \quad \begin{gathered} 5 \\ \\ \\ \text { BSET4 } \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \\ \mathrm{BHCC}^{3} \\ 2 \\ \hline \end{array}$ |  | $\left\lvert\, \begin{array}{cc} 3 \\ & \\ \text { LSLA } \\ 1 & \text { INH } \end{array}\right.$ | LSLX <br> 1 INH |  |  |  | $\mathrm{CLC}_{\text {INH }}{ }^{2}$ | ${ }_{2}{ }_{\text {EOR }}{ }^{\text {IMM }}$ | EOR ${ }_{\text {DIR }}$ | ${ }^{\text {EOR }}$ EXT ${ }^{4}$ | EOR ${ }^{5}$ | $\mathrm{EOR}_{\text {IX } 1}{ }^{4}$ | $\left.\right\|_{\text {EOR }} ^{\text {EX }}{ }^{\text {a }}$ | 81000 |
| $\begin{gathered} 9 \\ 1001 \end{gathered}$ | BRCLR4 4 <br> 3 <br> BTB | $\begin{array}{\|cc\|} \hline & 5 \\ 2 & \text { BCLR4 } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & 3 \\ \mathrm{BHCS}^{2} \\ 2 & \mathrm{REL} \\ \hline \end{array}$ | \% ${ }_{\text {ROL }}{ }^{5}$ |  |  |  |  |  | $\mathrm{SEC}^{\text {INH }}{ }^{2}$ |  | [ ${ }_{\text {ADC }}{ }^{3}$ |  | ADC ${ }^{5}$ | [ ${ }_{\text {ADC }}{ }^{4}$ | ADC ${ }^{3}$ | 91001 |
| $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ | ( ${ }^{\text {BRSET5 }}$ BTB ${ }^{5}$ | ${ }_{2} \begin{gathered}\text { BSET5 } \\ \text { BSC }\end{gathered}$ | $\mathrm{m}_{2} \begin{gathered}\text { BPL } \\ \text { REL }\end{gathered}{ }^{3}$ |  |  | ${ }_{1}^{\text {DECX }}{ }^{\text {INH }}{ }^{3}$ |  | $\left.\right\|_{1} ^{\text {DEC }}$ IX ${ }^{\text {a }}$ |  | $\mathrm{CLI}_{\text {INH }}{ }^{2}$ |  | ORA ${ }_{\text {DIR }}{ }^{3}$ | 1 <br> ORA <br> 3 <br> 1 | [ ${ }_{\text {ORA }}{ }^{5}$ | ORA ${ }^{\text {IX1 }}{ }^{4}$ | ${ }_{\text {ORA }}{ }^{3}$ | A 1010 |
| $\begin{gathered} \text { B } \\ 1011 \end{gathered}$ | BRCLR5 <br> 3 <br> BTB | $\begin{array}{\|cc\|} \hline & 5 \\ & \text { BCLR5 } \\ 2 & \text { BSC } \\ \hline \end{array}$ |  |  |  |  |  |  |  | ${ }_{\text {SEI }}{ }^{2}$ | $\mathrm{cc}^{\text {ADD }}{ }^{\text {IMM }}$ | $\mathrm{Cr}^{\text {ADD }}{ }^{\text {DIR }}$ |  | ADD ${ }^{5}$ | ADD ${ }^{4} 1$ | ${ }_{\text {ADD }}{ }^{3}$ | B 1011 |
| $\underset{1100}{c}$ |  <br> 3 <br> BRSET6 $^{5}$ <br> BTB |  | $\begin{array}{\|l\|l\|} \hline & 3 \\ \mathrm{BMC}^{2} \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \\ c^{3} \\ \hline \end{array}$ |  |  | ${ }_{1} \mathrm{INC}^{\text {IX }}$ |  |  |  | ${ }_{2}{ }^{\text {JMP }}{ }^{\text {DIR }}$ | ${ }^{\text {JMP }}{ }^{\text {EXT }}$ | JMP ${ }_{\text {IX2 }}{ }^{4}$ | $\mathrm{JMP}_{\text {IX1 }}{ }^{3}$ | $\mathrm{JMP}_{\text {IX }}{ }^{2}$ | C 1100 |
| $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ |  | ${ }_{2} \begin{gathered}\text { BCLR6 } \\ \text { BSC }\end{gathered}$ | ${ }_{2} \begin{gathered}\text { BMS } \\ \text { REL }\end{gathered}{ }^{3}$ | ${ }_{2}{ }_{2}{ }^{\text {TST }}{ }^{4}$ |  | ${ }_{1}{ }_{\text {TSTX }}{ }^{\text {INH }}{ }^{3}$ | ${ }_{2}{ }^{\text {TST }}{ }^{1 \times 1}{ }^{6}$ | $\left.\right\|^{\text {TST }}{ }^{4} \mathrm{IX}$ |  | $\left.\|c\| c\right\|^{\substack{\text { NOP } \\ 1 \\ \text { INH }}}$ | [ ${ }^{\text {BSR }}{ }^{\text {IMM }}$ | ${ }_{\text {JSR }}{ }^{\text {DIR }}$ |  | [ ${ }^{\text {JSR }}{ }^{7}$ | JSR ${ }_{\text {IX } 1}{ }^{6}$ | JSR ${ }_{\text {IX }}$ | D 1101 |
| $\begin{gathered} \text { E } \\ 1110 \end{gathered}$ |  | ${ }_{2} \begin{gathered}\text { BSET7 } \\ \text { BSC }\end{gathered}$ | ${ }_{2}{ }^{\text {BIL }}$ REL ${ }^{\text {a }}$ |  |  |  |  |  | $\|$STOP <br> 1 <br> 1 <br> INH |  | ${ }_{2}{ }_{2}^{\text {LDX }}{ }^{\text {IMM }}$ | ${ }_{2}^{\text {LDX }}{ }^{\text {DIR }}$ |  | LDX ${ }^{\text {L }}$ [ ${ }^{\text {2 }}$ | LDX ${ }_{\text {IX } 1}^{4}$ | LDX ${ }^{\text {L }}$ [ ${ }^{\text {a }}$ | E 1110 |
| $\stackrel{\mathrm{F}}{1111}$ | $\|$BRCLR7 <br> 3 <br> $3^{5}$ | $\begin{array}{\|cc\|} \hline & 5 \\ 2 & \text { BCLR7 } \\ 2 & \text { BSC } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline & 3 \\ & \text { BIH } \\ 2 & \text { REL } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & 5 \\ & \text { CLR } \\ 2 & \text { DIR } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & 3 \\ & \text { CLRA } \\ 1 & \text { INH } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & 3 \\ & \text { CLRX } \\ 1 & \text { INH } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline & \\ & 6 \\ & \text { CLR } \\ 2 & \text { IX1 } \\ \hline \end{array}$ |  |  | $\begin{array}{\|cc\|} \hline & 2 \\ & \text { TXA } \\ 1 & \text { INH } \\ \hline \end{array}$ |  | $\begin{array}{\|ll\|} \hline & 4 \\ & \text { STX } \\ 2 & \text { DIR } \\ \hline \end{array}$ | $\begin{array}{\|lr\|} \hline & 5 \\ & \text { STX } \\ 3 & \text { EXT } \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline 6 \\ \text { STX } \\ \hline \end{array}$ | [ ${ }_{\text {STX }}{ }^{5}$ | STX ${ }^{4}$ | F 1111 |

## Abbreviations for Address Modes:

| INH | Inherent |
| :--- | :--- |
| A | Accumulator |
| X | Index Register |
| IMM | Immediate |
| DIR | Direct |


| EXT | Extended |
| :--- | :--- |
| REL | Relative |
| BSC | Bit set/ clear |
| BTB | Bit test and branch |
| IX | Indexed, no offset |
| IX1 | Indexed, 1 byte offset |
| IX2 | Indexed, 2 byte offset |



Legend:

AC/DC Parameters
Absolute maximum ratings:
Supply Voltage (VDD )............................ ......... ... ... .... .... ...... -0.3V to 6 V
Input Pin Voltage (VIN)... ... ... ... ... ... ............. ... ... ... ...- 0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
DC Input Current per pin (I)... ... ... ... ... ... ... ... ... ... ... ... .... ... ..... $\pm 10 \mathrm{~mA}$
Operating Temperature... ......... ... ...... ... ... ... ... ... ........... $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage temperature Range (Tstg)....................................... $55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Lead Temperature. $300^{\circ} \mathrm{C}$ for 10 seconds

Note: The specifications indicate levels where permanent damage to the device may occur. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods may adversely affect the long-term reliability of the device.

## Electrical Specifications @ 5.0V

$\left(\mathrm{V}_{\mathrm{DD}}=2.7\right.$ to $5.5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$ ), unless otherwise specified
DC CHARACTERISTICS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply V oltage | 2.7 | 5.5 | V |
| $\mathrm{~V}_{\text {OL }}$ | Output V oltage, $\mathrm{I}_{\text {LOAD }} \leq 16 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ |  | 2.4 | - | V |
| $\mathrm{I}_{\text {OL }}$ | Output Current | - | 16 | mA |
| $\mathrm{I}_{\mathrm{OH}}$ |  | - | -16 | mA |
| $\mathrm{~V}_{\mathrm{IH}}$ | High Level input Voltage | 2 | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level input Voltage | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level input Current | - | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Low Level input Current | - | -1 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Pull-Up Current | -30 | -110 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input Pull-D own Current | 30 | 135 | $\mu \mathrm{~A}$ |
| $\mathrm{Vt-}$ | Schmitt Negative Threshold | 0.7 | - | V |
| $\mathrm{Vt+}$ | Schmitt Positive Threshold | - | 2.1 | V |
| Vh | Schmitt Hysteresis | 0.4 | - | V |
|  | Frequency of Operation |  |  |  |
| $\mathrm{f}_{\mathrm{OSC}}$ | Crystal <br> $\mathrm{f}_{\mathrm{OSC}}$ | External Clock | - | 5 |
| MHz |  |  |  |  |

## Electrical Specifications @ 3.0V

( $\mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$ ), unless otherwise specified
DC CHARACTERISTICS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {D }}$ | Supply V oltage | 2 | 3.6 | V |
| $\begin{gathered} \mathrm{V}_{\mathrm{OL}} \\ \mathrm{~V}_{\mathrm{OH}} \end{gathered}$ | O utput Voltage, $\mathrm{I}_{\text {LOAD }} \leq 16 \mathrm{~mA}$ | $2.4$ | $0.4$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\begin{gathered} \mathrm{I}_{\mathrm{OL}} \\ \mathrm{I}_{\mathrm{OH}} \end{gathered}$ | O utput Current | - | $\begin{gathered} 16 \\ -16 \end{gathered}$ | mA <br> mA |
| $\mathrm{V}_{\text {IH }}$ | High Level input V oltage | 2 | - | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level input V oltage | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level input Current | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Low Level input Current | - | -1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input Pull-Up Current | -30 | -110 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Pull-D own Current | 30 | 140 | $\mu \mathrm{A}$ |
| Vt- | Schmitt Negative Threshold | 0.7 | - | V |
| Vt+ | Schmitt Positive Threshold | - | 2.1 | V |
| Vh | Schmitt Hysteresis | 0.4 | - | V |
| $\begin{array}{r} \mathrm{f}_{\mathrm{OSC}} \\ \mathrm{f}_{\mathrm{OSC}} \\ \hline \end{array}$ | Frequency of Operation <br> Crystal <br> External Clock | D C | 5 5 | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$

| Parameters | Sym | $\begin{gathered} \mathbf{V}_{\mathrm{DD}}=\mathbf{3 . 0 V} \\ \mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{f}_{\mathrm{OSC}}=5 \mathrm{MHz} \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| I/ O Port Timing - Input Setup Time (Figure 14) | $t_{\text {pvasl }}$ | 500 | - | - | 250 | - | - | ns |
| Input Hold Time (Figure 14) | $\mathrm{t}_{\text {ALLPX }}$ | 100 | - | - | 100 | - | - | ns |
| Output D elay Time (Figure 14) | $\mathrm{t}_{\text {ASLPV }}$ | - | - | 0 | - | - | 0 | ns |
| Interrupt Setup Time (Figure 15) | $\mathrm{T}_{\text {ILASL }}$ | 2 | - | - | 0.4 | - | - | $\mu \mathrm{S}$ |
| Crystal O scillator Startup Time (Figure 16) | toxov | - | 30 | 300 | - | 15 | 100 | ms |
| Wait Recovery Startup Time (Figure 17) | $\mathrm{t}_{\text {IVASH }}$ | - | - | 10 | - | - | 2 | $\mu \mathrm{S}$ |
| Stop Recovery Startup Time (Figure 18) | $\mathrm{t}_{\text {ILASH }}$ | - | - | 10 | - | - | 2 | $\mu \mathrm{s}$ |
| Required Interrupt Release (Figure 15) | $\mathrm{t}_{\text {SLLIH }}$ | - | - | 5 | - | - | 1.0 | $\mu \mathrm{S}$ |
| Timer Pulse Width (Figure 17) | $\mathrm{t}_{\text {TH, }}, \mathrm{t}_{\text {TL }}$ | 0.5 | - | - | 0.5 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| Reset Pulse Width (Figure 16) | $\mathrm{t}_{\mathrm{RL}}$ | 5.5 | - | - | 1.5 | - | - | Ms |
| Timer Period (Figure 17) | $\mathrm{t}_{\text {TLTL }}$ | 1.0 | - | - | 1.0 | - | - | $\mathrm{t}_{\text {CYC }}$ |
| Interrupt Pulse Width Low (Figure10) | $\mathrm{t}_{\text {ILIH }}$ | 1.0 | - | - | 1.0 | - | - | $\mathrm{t}_{\mathrm{CYC}}$ |
| Interrupt Pulse Period (Figure 10) | $\mathrm{t}_{\text {ILIL }}$ | * | - | - | * | - | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| Oscillator Cycle Period <br> (1/5 of tcyc) (Figure 3) | toLol | 1000 | - | - | 200 | - | - | ns |
| OSC1 Pulse Width High (Figure 3) | $\mathrm{t}_{\mathrm{OH}}$ | 350 | - | - | 75 | - | - | ns |
| OSC1 Pulse Width Low (Figure 3) | toL | 350 | - | - | 75 | - | - | ns |

*The minimum period of $\mathrm{t}_{\text {ILIL }}$ should not be less than the number of $\mathrm{t}_{\text {CYC }}$ cycles it takes to execute the interrupt service routine plus 20 tcyc cycles.

IA6805E 2

## Bus Timing

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$ (Figure 19)

| Num | Parameters | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \\ \mathrm{f}_{\mathrm{osc}}=1 \mathrm{MHz} \\ 50 \mathrm{pF} \text { Load } \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{f}_{\text {OSC }}=5 \mathrm{MHz} \\ \text { 1TTL, 130pF Load } \\ \hline \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| 1 | Cycle Time | 5000 | DC | 1000 | DC | ns |
| 2 | Pulse Width, D S Low | 2800 | - | 560 | - | ns |
| 3 | Pulse Width, D S High | 1800 | - | 375 | - | ns |
| 4 | Clock Transition | - | 100 | - | 30 | ns |
| 8 | RW_n | 10 | - | 10 | - | ns |
| 9 | Non-Muxed Address Hold | 800 | - | 100 | - | ns |
| 11 | RW_n D elay From DS Fall | - | 500 | - | 300 | ns |
| 16 | Non-Muxed Address D elay From AS Rise | 0 | 200 | 0 | 100 | ns |
| 17 | MPU Read D ata Setup | 200 | - | 115 | - | ns |
| 18 | Read D ata Hold | 0 | 800 | 0 | 160 | ns |
| 19 | MPU D ata D elay, Write | - | 0 | - | 120 | ns |
| 21 | Write D ata Hold | 800 | - | 55 | - | ns |
| 23 | Muxed Address D elay From AS Rise | 0 | 250 | 0 | 120 | ns |
| 24 | Muxed Address Valid to ASFall | 600 | - | 55 | - | ns |
| 25 | Muxed Address Hold | 250 | 750 | 60 | 180 | ns |
| 26 | D elay D S Fall to AS Rise | 800 | - | 160 | - | ns |
| 27 | Pulse Width, AS High | 850 | - | 175 | - | ns |
| 28 | Delay, AS Fall to DS Rise | 800 | - | 160 | - | ns |

Figure 14: I/ 0 Port Timing

$$
\begin{aligned}
\mathrm{V}_{\text {LOW }} & =0.8 \mathrm{~V}, \mathrm{~V}_{\text {HIGH }}=\mathrm{V}_{\mathrm{DD}}-2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \% \\
\mathrm{~T}_{\mathrm{A}} & =\mathrm{T}_{\mathrm{L}} \text { to } \mathrm{T}_{\mathrm{H}}, \mathrm{C}_{\mathrm{L}} \text { on Port }=50 \mathrm{pF}, \mathrm{f}_{\mathrm{OSC}}=5 \mathrm{MHz}
\end{aligned}
$$


*Note: The address strobe of the first cycle of the next instruction.

Figure 15: IRQ_n and TCR _ $_{-}$N Intermpt Timing


Note: $t_{\text {DLLIH }}$ the interrupting device must release the IRQ_N line within this time to prevent subsequent recognition of the same interrupt.

Figure 16: Power-On-Reset and RESET_n Timing


Figure 17: Timer Interrupt After WAIT Instruction Timing


Figure 18: Interrupt Recovery From STOP Instruction Timing



## PDIP Packaging Dimensions



| Lead Count |  |  |
| :---: | :---: | :---: |
|  | 40 (in Inches) |  |
|  | MIN | MAX |
| A | - | .200 |
| A1 | .015 | - |
| B | .015 | .020 |
| B1 | .040 | .060 |
| C | .008 | .012 |
| D | 1.980 | 2.065 |
| E | .580 | .610 |
| E1 | .520 | .560 |
| e | .100 TYP |  |
| eA | .580 | - |
| eB | - | .686 |
| L | .100 MIN |  |

IA6805E 2
Microprocessor Unit
Preliminary Data Sheet
PLCC Packaging Dimensions


## Package Options

IA6805E 2
Microprocessor Unit
The IA 6805E2 is available in two package styles as shown in the table below.

| Package Type | Environment | Order Number |
| :--- | :---: | :--- |
| 40 Lead Ceramic D IP, 600 mil wide | Military | IA6805E2-CD40M |
| 40 Lead Plastic DIP, 600 mil wide | Industrial | IA6805E2-PDW40I |
|  | Commercial | IA6805E2-PDW40C |
| 44 Lead Ceramic Leaded Chip Carrier | Military | IA6805E2-CLC44M |
| 44 Lead Ceramic Leadless Chip Carrier | Military | IA6805E2-CLL44M |
| 44 Lead Plastic Leaded Chip Carrier | Industrial | IA6805E2-PLC44I |
|  | Commercial | IA6805E2-PLC44C |

The following diagram depicts the innovASIC Product Identification Number.
IAXXXXX-PPPPNNNT/Q


IA6805E 2
Preliminary Data Sheet
Microprocessor Unit
Package Designator Table

| Package Type | innovASIC Designator |
| :--- | :---: |
| Ceramic side brazed Dual In-line | CD B |
| Cerdip with window | CDW |
| Ceramic leaded chip carrier | CLC |
| Cerdip without window | CD |
| Ceramic leadless chip carrier | CLL |
| PLCC | PLC |
| Plastic D IP standard (300 mil) | PD |
| Plastic D IP standard (600 mil) | PDW |
| Plastic metric quad flat pack | PQF |
| Plastic thin quad flat pack | PTQ |
| Skinny Cerdip | CDS |
| Small outline plastic gull-wing(150 mil body) | PSO |
| Small outline medium plastic gull-wing (207 mil body) | PSM |
| Small outline narrow plastic gull wing (150 mil body) | PSN |
| Small outline wide plastic gull wing (300 mil body) | PSW |
| Skinny Plastic D ip | PDS |
| Shrink small outline plastic (5.3mm .208 body) | PS |
| Thin shrink small outline plastic | PTS |
| Small outline large plastic gull wing (330 mil body) | PSL |
| Thin small outline plastic gull-wing (8x 20mm) [TSO P] | PST |
|  | PPG |
| PGA | CBG |
| BGA |  |

Contact innovASIC for other package and processing options.
$\qquad$

