November 1988 Revised November 1999

74ACT534 Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

FAIRCHILD

SEMICONDUCTOR

The ACT534 is a high-speed, low-power octal D-type flipflop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flipflops. The ACT534 is the same as the ACT374 except that the outputs are inverted.

Features

- \blacksquare I_{CC} and I_{OZ} reduced by 50%
- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- 3-STATE outputs for bus-oriented applications
- Outputs source/sink 24 mA
- ACT534 has TTL-compatible inputs
- Inverted output version of ACT374


Ordering Code:

Order Number	Package Number	Deckare Description
Order Number	Package Number	Package Description
74ACT534SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACT534SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT534PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

0-

Logic Symbols



Connection Diagram

$\begin{array}{c c} \overline{\text{OE}} & -1 & & 2i\\ \overline{\text{O}}_0 & -2 & & 1i\\ \text{D}_0 & -3 & & 1i\\ \text{D}_1 & -4 & & 1'\\ \overline{\text{O}}_1 & -5 & & 1i\\ \overline{\text{O}}_2 & -6 & & 1i\\ \text{D}_2 & -7 & & 1i\\ \text{D}_3 & -8 & & 1i\\ \end{array}$	$9 - \overline{O}_7$ $8 - D_7$ $7 - D_6$ $6 - \overline{O}_6$ $5 - \overline{O}_5$ $4 - D_5$
D ₃ -8 1	3 — D ₄
$\overline{O}_3 - 9$ 1: GND - 10 1	4

Pin Descriptions

Pin Names	Description				
D ₀ -D ₇	Data Inputs				
CP	Clock Pulse Input				
OE	3-STATE Output Enable Input				
$\overline{O}_0 - \overline{O}_7$	Complementary 3-STATE Outputs				

FACT™ is a trademark of Fairchild Semiconductor Corporation.

D7

www.fairchildsemi.com

Functional Description

The ACT534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP)

transition. With the Output Enable $\overline{(OE)}$ LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Output

Function Table

	СР	OE	D	0	
	~	L	Н	L	
	~	L	L	н	
	L	L	Х	\overline{O}_0	
	Х	Н	Х	Z	
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial γ = LOW-to-HIGH Clock Transition \overline{Z} = High Impedance \overline{O}_0 = Value stored from previous clock cy	cle				
Logic Diagram					
CP UP	CP D 0 0 0 0 0 0 0 0 0 0 0 0 0	D2 CP D CP 0 0 3 standing of logic c		D4 CP D CP D CP D CP D CP D CP D CP D CP	The propagation delays.

Inputs

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	–0.5V to V _{CC} + 0.5V
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source	
or Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	±50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
otorago romporataro (rgrg)	
Junction Temperature (T _J)	
	140°C

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V_{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	125 mV/ns

74ACT534

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions		
Symbol	Farameter	(V)	V) Typ		aranteed Limits	Units	Conditions	
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	v	I _{OUT} = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	I _{OH} = -24 mA	
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)	
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
C	Output Voltage	5.5	0.001	0.1	0.1	v	-O01 – 30 μA	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)	
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μA	$V_{I} = V_{CC_{1}}$ GND	
	Leakage Current	0.0		±0.1	11.0	μΛ	$v_{1} = v_{CC}, Gv_{D}$	
I _{OZ}	Maximum 3-STATE	5.5		±0.25	±2.5	μA	$V_I = V_{IL}, V_{IH}$	
	Current	5.5		10.25	12.5	μΛ	$V_O = V_{CC}, GND$	
I _{CCT}	Maximum	5.5	0.6		1.5	mA	$V_{1} = V_{CC} - 2.1V$	
	I _{CC} /Input	0.0	0.0		1.5	IIIA	$v_1 = v_{CC} - 2.1v$	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$	
	Supply Current	0.0		4.0	40.0	μΑ	or GND	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.


		V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	(V) C _L = 50 pF			$C_L = 50 \text{ pF}$		Units	
		(Note 4)	Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	5.0		100		120		MHz
t _{PLH}	Propagation Delay CP to \overline{Q}_n	5.0	2.5	6.5	11.5	2.0	12.5	ns
t _{PHL}	Propagation Delay CP to Q _n	5.0	2.0	6.0	10.5	2.0	12.0	ns
t _{PZH}	Output Enable Time	5.0	2.5	6.5	12.0	2.0	12.5	ns
t _{PZL}	Output Enable Time	5.0	2.0	6.0	11.0	2.0	11.5	ns
t _{PHZ}	Output Disable Time	5.0	1.5	7.0	12.5	1.0	13.5	ns
t _{PLZ}	Output Disable Time	5.0	1.5	5.5	10.5	1.0	10.5	ns


AC Operating Requirements

Symbol	Parameter	V _{cc} (V)	T _A = +25°C C _L = 50 pF		T _A = −40°C to +85°C C _L = 50 pF	Units		
		(Note 5)	Тур	Gua	ranteed Minimum			
t _S	Setup Time, HIGH or LOW D _n to CP	5.0	1.0	3.5	4.0	ns		
t _H	Hold Time, HIGH or LOW D _n to CP	5.0	-1.0	1.0	1.5	ns		
t _W	CP Pulse Width HIGH or LOW	5.0	2.0	3.5	3.5	ns		
Note 5: Voltage	Note 5: Voltage Range 5.0 is 5.0V ± 0.5V							


Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	40.0	pF	$V_{CC} = 5.0V$





www.fairchildsemi.com



74ACT534 Octal D-Type Flip-Flop with 3-STATE Outputs

www.fairchildsemi.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.