4-Bit Bus Switch

The ON Semiconductor 74FST3125 is a quad, high performance switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low $R_{\rm ON}$ and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

The device consists of four independent 1-bit switches with separate Output/Enable (\overline{OE}) pins. Port A is connected to Port B when \overline{OE} is low. If \overline{OE} is high, the switch is high Z.

Features

- $R_{ON} < 4 \Omega$ Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible With QS3125, FST3125, CBT3125
- All Popular Packages: QSOP-16, TSSOP-14, SOIC-14
- All Devices in Package TSSOP are Inherently Pb-Free*




Figure 1. Pin Assignment for SOIC and TSSOP





Figure 2. Pin Assignment for QSOP



ON Semiconductor®

http://onsemi.com



A = Assembly Location L, WL = Wafer Lot Y = Year

W, WW = Work Week

PIN NAMES

Pin	Description
\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3 , \overline{OE}_4	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B
NC	Not Connected

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 3. Logic Diagram

TRUTH TABLE

Inputs	Outputs	
ŌĒ	A, B	
L	A = B	
Н	Z	

ORDERING INFORMATION

Device Order Number	Package	Shipping [†]
74FST3125D	SOIC-14	55 Units / Rail
74FST3125DR2	SOIC-14	2500 Units / Tape & Reel
74FST3125DT	TSSOP* (Pb-Free)	96 Units / Rail
74FST3125DTR2	TSSOP* (Pb-Free)	2500 Units / Tape & Reel
74FST3125QS	QSOP-16	96 Units / Rail
74FST3125QSR	QSOP-16	2500 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This package is inherently Pb–Free.

MAXIMUM RATINGS

Symbol	Pai	rameter	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		-0.5 to +7.0	V
Vo	DC Output Voltage		-0.5 to +7.0	V
I _{IK}	DC Input Diode Current	$V_{I} < GND$	-50	mA
I _{OK}	DC Output Diode Current	$V_{O} < GND$	-50	mA
Io	DC Output Sink Current		128	mA
I _{CC}	DC Supply Current per Supply Pin	±100	mA	
I _{GND}	DC Ground Current per Ground Pin		±100	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for	· 10 Seconds	260	°C
TJ	Junction Temperature Under Bias		+ 150	°C
$\theta_{\sf JA}$	Thermal Resistance (Note 1)	SOIC TSSOP QSOP	125 170 200	°C/W
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3)	>2000 >200	V
I _{Latchup}	Latchup Performance A	bove V _{CC} and Below GND at 85°C (Note 4)	±500	mA

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
- 2. Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- 4. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V _{CC}	Supply Voltage	Operating, Data Retention Only	4.0	5.5	V
VI	Input Voltage	(Note)	0	5.5	V
Vo	Output Voltage	(HIGH or LOW State)	0	V _{CC}	V
T _A	Operating Free–Air Temperature		-40	+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate	Switch Control Input Switch I/O	0 0	5 DC	ns/V

5. Unused control inputs may not be left open. All control inputs must be tied to a high- or low-logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	Unit
V _{IK}	Clamp Diode Resistance	I _{IN} = -18mA	4.5			-1.2	V
V _{IH}	High-Level Input Voltage		4.0 to 5.5	2.0			V
V _{IL}	Low-Level Input Voltage		4.0 to 5.5			0.8	V
I _I	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	5.5			±1.0	μΑ
l _{OZ}	OFF-STATE Leakage Current	$0 \le A, B \le V_{CC}$	5.5			±1.0	μΑ
R _{ON}	Switch On Resistance (Note 6)	V _{IN} = 0 V, I _{IN} = 64 mA	4.5		4	7	Ω
		V _{IN} = 0 V, I _{IN} = 30 mA	4.5		4	7	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.5		8	15	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.0		11	20	
Icc	Quiescent Supply Current	V _{IN} = V _{CC} or GND, I _{OUT} = 0	5.5			3	μΑ
ΔI_{CC}	Increase In I _{CC} per Input	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5			2.5	mA

AC ELECTRICAL CHARACTERISTICS

					Limit	:s		
				T,	$_{A}$ = -40° C 1	to +85°C		
				V _{CC} = 4.5	to 5.5 V	V _{CC} =	4.0 V	
Symbol	Parameter	Conditions	Figures	Min	Max	Min	Max	Unit
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 7)	V _I = OPEN	4 and 5		0.25		0.25	ns
t _{PZH} , t _{PZL}	Output Enable Time	V _I = 7 V for t _{PZL} V _I = OPEN for t _{PZH}	4 and 5	1.0	5.0		5.5	ns
t _{PHZ} , t _{PLZ}	Output Disable Time	$V_I = 7 \text{ V for } t_{PLZ}$ $V_I = \text{OPEN for } t_{PHZ}$	4 and 5	1.5	5.3		5.6	ns

^{7.} This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).


CAPACITANCE (Note 8)

Symbol	Parameter	Conditions	Тур	Max	Unit
C _{IN}	Control Pin Input Capacitance	V _{CC} = 5.0 V	3		pF
C _{I/O}	Input/Output Capacitance	V_{CC} , $\overline{OE} = 5.0 \text{ V}$	5		pF

^{8.} $T_A = +25$ °C, f = 1 MHz, Capacitance is characterized but not tested.

^{*}Typical values are at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$. 6. Measured by the voltage drop between A and B pins at the indicated current through the switch.

AC Loading and Waveforms



NOTES:

- 1. Input driven by 50 Ω source terminated in 50 Ω .
- 2. CL includes load and stray capacitance.

 ${}^{*}C_{L} = 50 pF$

Figure 4. AC Test Circuit




Figure 5. Propagation Delays





Figure 6. Enable/Disable Delays

PACKAGE DIMENSIONS

SOIC-14 **D SUFFIX** CASE 751A-03 **ISSUE G**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- ANOST 114-3M, 1962.


 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- DAMBAR PROTRUSION ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0 °	7°	0 °	7°
Р	5.80	6.20	0.228	0.244
ь	0.25	0.50	0.010	0.010

TSSOP-14 **DT SUFFIX** CASE 948G-01 **ISSUE O**





- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD
 FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
 EXCESS OF THE K DIMENSION AT MAXIMUM
 MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40		0.252 BSC	
M	0°	8°	0°	8°

PACKAGE DIMENSIONS

QSOP-16 **QS SUFFIX** CASE 492-01 ISSUE O





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
- 2. CONTROLLING DIMENSION: INCH.
 3. THE BOTTOM PACKAGE SHALL BE BIGGER
 THAN THE TOP PACKAGE BY 4 MILS (NOTE:
 LEAD SIDE ONLY). BOTTOM PACKAGE
 DIMENSION SHALL FOLLOW THE DIMENSION
 STATED IN THIS DRAWING.
 4. PLASTIC DIMENSIONS DOES NOT INCLUDE
 MOLD FLASH OR PROTRUSIONS. MOLD FLASH
 OR PROTRUSIONS SHALL NOT EXCEED 6 MILS
 PER SIDE.
 5. BOTTOM EJECTOR PIN WILL INCLUDE THE
 COUNTRY OF ORIGIN (COO) AND MOLD CAVITY
 I.D.

	INCHES		MILLIM	ETERS
DIM	MAX	MIN	MAX	MIN
Α	0.189	0.196	4.80	4.98
В	0.150	0.157	3.81	3.99
С	0.061	0.068	1.55	1.73
D	0.008	0.012	0.20	0.31
F	0.016	0.035	0.41	0.89
G	0.025 BSC		0.64	BSC
Н	0.008	0.018	0.20	0.46
J	0.0098	0.0075	0.249	0.191
K	0.004	0.010	0.10	0.25
L	0.230	0.244	5.84	6.20
M	0°	8°	0 °	8°
N	0°	7°	0°	7°
Р	0.007	0.011	0.18	0.28
Q	0.020	DIA	0.51 DIA	
R	0.025	0.035	0.64	0.89
U	0.025	0.035	0.64	0.89
٧	0°	8°	0 °	8°

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free LISA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.