

Data Sheet

January 2002

# 12A, 100V, 0.200 Ohm, Logic Level, N-Channel Power MOSFET

These are N-Channel enhancement mode silicon gate power field effect transistors specifically designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3V to 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.

Formerly developmental type TA09526.

## **Ordering Information**


PART NUMBER	PACKAGE	BRAND
RFP12N10L	TO-220AB	F12N10L

NOTE: When ordering, include the entire part number.

#### **Features**


- 12A, 100V
- $r_{DS(ON)} = 0.200\Omega$
- Design Optimized for 5V Gate Drives
- Can be Driven Directly from QMOS, NMOS, TTL Circuits
- Compatible with Automotive Drive Requirements
- · SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- · High Input Impedance
- · Majority Carrier Device
- · Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards

## Symbol



## **Packaging**

#### **JEDEC TO-220AB**



#### RFP12N10L

## **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	RFP12N10L	UNITS
Drain to Source Voltage (Note 1)	100	V
Drain to Gate Voltage (R <sub>GS</sub> = 1M $\Omega$ ) (Note 1)	100	V
Continuous Drain Current	12	Α
Pulsed Drain Current (Note 3)	30	Α
Gate to Source Voltage	±10	V
Maximum Power Dissipation	60	W
Above T <sub>C</sub> = 25°C, Derate Linearly	0.48	W/oC
Operating and Storage Temperature	-55 to 150	°C
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10s	300 260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $125^{\circ}C$ .

## **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 250mA, V <sub>GS</sub> = 0V	100	-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250mA (Figure 7)	1	-	2	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 65V, V <sub>DS</sub> = 80V	-	-	1	μΑ
		V <sub>DS</sub> = 65V, V <sub>DS</sub> = 80V	-	-	50	μΑ
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 0V	-	-	100	μΑ
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	I <sub>D</sub> = 12A, V <sub>GS</sub> = 5V (Figures 5, 6)	-	-	0.2	Ω
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1MHz	-	-	900	pF
Output Capacitance	C <sub>OSS</sub>	(Figure 8)	-	-	325	pF
Reverse-Transfer Capacitance	C <sub>RSS</sub>		-	-	170	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	$I_D = 6A$ , $V_{DD} = 50V$ , $R_G = 6.25\Omega$ ,	-	15	50	ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 5V (Figures 9, 10, 11)	-	70	150	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	100	130	ns
Fall Time	t <sub>f</sub>		-	80	150	ns
Thermal Resistance Junction to Case	R <sub>θJC</sub>	RFP12N10L			2.083	oC/W

### **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	I <sub>SD</sub> = 6A	-	-	1.4	V
Diode Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 4A$ , $dI_{SD}/dt = 50A/\mu s$	-	150	-	ns

#### NOTES:

- 2. Pulsed: pulse duration =  $80\mu s$  max, duty cycle = 2%.
- 3. Repetitive rating: pulse width limited by maximum junction temperature.

## Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 3. SATURATION CHARACTERISTICS




FIGURE 5. DRAIN TO SOURCE ON RESISTANCE vs DRAIN CURRENT




FIGURE 2. FORWARD BIAS OPERATING AREA




FIGURE 4. TRANSFER CHARACTERISTICS





FIGURE 6. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

## Typical Performance Curves Unless Otherwise Specified (Continued)







FIGURE 7. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

FIGURE 8. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Fairchild Applications Notes AN7254 and AN7260

FIGURE 9. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

## Test Circuits and Waveforms




FIGURE 10. SWITCHING TIME TEST CIRCUIT




FIGURE 11. RESISTIVE SWITCHING WAVEFORMS

## Test Circuits and Waveforms (Continued)




FIGURE 12. GATE CHARGE TEST CIRCUIT




FIGURE 13. GATE CHARGE WAVEFORMS

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™  $VCX^{TM}$ FAST ® OPTOLOGIC™ STAR\*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™  $HiSeC^{TM}$ SuperSOT™-8  $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E<sup>2</sup>CMOS<sup>TM</sup> LittleFET™  $OS^{TM}$ TruTranslation™

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H4