

ASSP CMOS 85 MSPS 3ch 10-bit D/A Converter

MB40C950V

DESCRIPTION


The MB40C950V is a high-speed CMOS process-based D/A converter provided with the three-channel I/O for RGB, allowing for independent control of the three channels.

FEATURES

- Resolution : 10 bits
- Linearity error : ± 1.5 LSB (max)
- Differential linearity error : ± 1.0 LSB (max)
- Maximum conversion rate : 85 MSPS (min)
- Supply voltage : single +5 V
- Digital input voltage range : TTL level
- Analog output voltage range : 2 Vp-p (0 to 2V: analog output for $R_L = 200 \Omega$, $R_{REF} = 3.3 \text{ k}\Omega$, $V_{RIN} = 2\text{V}$)
: 1 Vp-p (0 to 1V: analog output for $R_L = 75 \Omega$, $R_{REF} = 2.4 \text{ k}\Omega$, $V_{RIN} = 2\text{V}$)
- Dissipation power : 240 mW (standard: analog output for $R_L = 200 \Omega$, 2 Vp-p output)
: 310 mW (standard: analog output for $R_L = 75 \Omega$, 1 Vp-p output)
- Additional capabilities : Power saving function, independent 3-ch V_{REF}
- Package : LQFP64, QFP64


PACKAGES

64-pin Plastic LQFP



(FPT-64P-M03)


64-pin Plastic QFP




(FPT-64P-M10)

MB40C950V

■ PIN ASSIGNMENT



QFP64




MB40C950V

■ PIN DESCRIPTION

Pin No.		Symbol	I/O	Description
LQFP64	QFP64			
4 to 13 15 to 24 29 to 38	5 to 14 18 to 27 29 to 38	R ₀ to R ₉ G ₀ to G ₉ B ₀ to B ₉	I	Data signal incoming terminal for Rch, Gch and Bch LSB: R ₀ , G ₀ , B ₀ MSB: R ₉ , G ₉ , B ₉
42 43 44	45 46 47	RCLK GCLK BCLK	I	Clock signal incoming terminal for Rch, Gch and Bch
61	62	CE	I	Power saving signal incoming terminal. Power saving enabled for High
62	63	DV _{DD}	—	Digital power supply terminal
54, 60	55, 61	AV _{DD}	—	Analog power supply terminal
40	43	DV _{SS}	—	Digital ground terminal
56, 58	57, 59	AV _{SS}	—	Analog ground terminal
63 51 48	64 52 50	RV _{RIN} GV _{RIN} BV _{RIN}	I	Reference voltage incoming terminal for Rch, Gch and Bch
64 53 49	1 54 51	RI _{REF} GI _{REF} BI _{REF}	—	Reference resistor connection terminal for Rch, Gch and Bch
41	44	VA	—	Connect >0.1 μF capacitor to the AV _{SS} terminal
1 52 47	2 53 49	RV _B GV _B BV _B	—	Connect >0.1 μF capacitor to the AV _{DD} terminal
59 57 55	60 58 56	R _{OUT} G _{OUT} B _{OUT}	O	Analog signal output terminals for Rch, Gch and Bch
2 to 3 14 25 to 28 39, 45 46, 50	3 to 4 15 to 17 28 39 to 42 48	N.C.	—	Not connected. To be left open.

■ BLOCK DIAGRAM



MB40C950V

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min.	Max.	
Power supply voltage	V_{DD}	-0.3	+7.0	V
Digital input voltage	V_{ID}	-0.3	$V_{DD} + 0.3$	V
Analog output voltage	V_O	-0.3	$V_{DD} + 0.3$	V
Analog output current: LQFP64 : QFP64	I_O	0 0	15 30	mA mA
Storage temperature	T_{stg}	-55	+125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Analog power supply voltage	AV_{DD}	—	4.75	5.00	5.25	V
Digital power supply voltage	DV_{DD}	—	4.75	5.00	5.25	V
Power supply voltage difference	$AV_{DD} - DV_{DD}$	—	-0.2	—	0.2	V
Reference input voltage	V_{RIN}	—	1.0	2.0	2.2	V
Full-scale current*1	I_{FS}	LQFP64	0	—	15	mA
		QFP64	0	—	30	mA
Full-scale output voltage*2	V_{FS}	$I_{FS} \leq 15 \text{ mA}$	—	2.0	2.3	V
		$15 \text{ mA} < I_{FS} \leq 30 \text{ mA}$	—	1.0	1.2	V
Digital “H” level input voltage	V_{IHD}	—	2.4	—	DV_{DD}	V
Digital “L” level input voltage	V_{ILD}	—	0	—	0.5	V
Clock frequency	f_{CLK}	—	—	—	85	MHz
Setup time	t_s	—	4	—	—	ns
Hold time	t_h	—	3	—	—	ns
“H” level minimum pulse width	t_{WH}	—	5	—	—	ns
“L” level minimum pulse width	t_{WL}	—	5	—	—	ns
Operating ambient temperature	T_{op}	—	-20	—	+75	°C

*1: $I_{FS} = V_{RIN}/R_{REF} \times 16$

*2: $V_{FS} = I_{FS} \times R_L$

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

- $R_L = 200 \Omega$

($A_{VDD} = DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$, $V_{RIN} = 2 \text{ V}$, $R_{REF} = 3.3 \text{ k}\Omega$, $R_L = 200 \Omega$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$)

Parameter	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Resolution	—	—	—	10	—	bit
Linearity error	LE	DC Accuracy	—	—	± 1.5	LSB
Differential linearity error	DLE		—	—	± 1	LSB
Digital input current	I_{ID}	—	-5	—	5	μA
Full-scale output voltage	V_{OFS}	—	1.85	1.94	2.03	V
Zero-scale output voltage	V_{OZS}	—	0	—	10	mV
Analog power supply current	A_{DD}	—	—	30	35	mA
Digital power supply current	D_{DD}	—	—	17	24	mA

- $R_L = 75 \Omega$

($A_{VDD} = DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$, $V_{RIN} = 2 \text{ V}$, $R_{REF} = 2.4 \text{ k}\Omega$, $R_L = 75 \Omega$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$)

Parameter	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Resolution	—	—	—	10	—	bit
Linearity error	LE	DC Accuracy	—	—	± 1.5	LSB
Differential linearity error	DLE		—	—	± 1	LSB
Digital input current	I_{ID}	—	-5	—	5	μA
Full-scale output voltage	V_{OFS}	—	0.94	1.0	1.06	V
Zero-scale output voltage	V_{OZS}	—	0	—	10	mV
Analog power supply current	A_{DD}	—	—	45	50	mA
Digital power supply current	D_{DD}	—	—	17	24	mA

MB40C950V

2. AC Characteristics

- $R_L = 200 \Omega$

($A_{VDD} = DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$, $V_{RIN} = 2 \text{ V}$, $R_{REF} = 3.3 \text{ k}\Omega$, $R_L = 200 \Omega$, $C_L = 15 \text{ pF}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$)

Parameter	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Maximum conversion rate	f_s	—	85	—	—	MSPS
Output propagation delay time	t_{pd}		—	10	—	ns
Output rising time	t_r		—	8	—	ns
Output falling time	t_f		—	8	—	ns
Settling time	t_{set}		—	27	—	ns


- $R_L = 75 \Omega$

($A_{VDD} = DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$, $V_{RIN} = 2 \text{ V}$, $R_{REF} = 2.4 \text{ k}\Omega$, $R_L = 75 \Omega$, $C_L = 15 \text{ pF}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$)


Parameter	Symbol	Condition	Value			Unit
			Min.	Typ.	Max.	
Maximum conversion rate	f_s	—	85	—	—	MSPS
Output propagation delay time	t_{pd}		—	7	—	ns
Output rising time	t_r		—	2	—	ns
Output falling time	t_f		—	2	—	ns
Settling time	t_{set}		—	7	—	ns

■ EQUIVALENT CIRCUIT


- Digital input



- Reference voltage input




- VA pin




MB40C950V

- Analog output




■ TIMING DIAGRAM



MB40C950V

■ TYPICAL APPLICATION



(Continued)


MB40C950V

■ ORDERING INFORMATION

Part number	Package	Remarks
MB40C950VPFV	64-pin Plastic LQFP (FPT-64P-M03)	
MB40C950VPFQ	64-pin Plastic QFP (FPT-64P-M10)	

■ PACKAGE DIMENSIONS

64-pin Plastic LQFP
(FPT-64P-M03)



© 1995 FUJITSU LIMITED F64009S-2C-5


Dimensions in mm (inches).

(Continued)

MB40C950V

(Continued)

64-pin Plastic QFP
(FPT-64P-M10)



© 1994 FUJITSU LIMITED F64019S-1C-2

Dimensions in mm (inches)

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: 81(44) 754-3763
Fax: 81(44) 754-3329

<http://www.fujitsu.co.jp/>

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179

<http://www.fujitsumicro.com/>

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchsschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

<http://www.fujitsu-ede.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

<http://www.fmap.com.sg/>

F9809

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.