

# M5M44400CJ,TP-5,-6,-7, -5S,-6S,-7S

FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

**DESCRIPTION**

This is a family of 1048576-word by 4-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer metalization process technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities. Self or extended refresh current is low enough for battery back-up application.

**FEATURES**

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	$\overline{OE}$ access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M44400CXX-5, -5S	50	13	25	13	90	500
M5M44400CXX-6, -6S	60	15	30	15	110	400
M5M44400CXX-7, -7S	70	20	35	20	130	350

XX=J,TP

- Standard 26pin SOJ, 26pin TSOP ( II )
  - Single 5V±10% supply
  - Low stand-by power dissipation
    - CMOS Input level ----- 5.5mW (Max)
    - CMOS Input level ----- 550  $\mu$  W (Max) \*
  - Operating power dissipation
    - M5M44400Cxx-5, -5S ----- 687.5mW (Max)
    - M5M44400Cxx-6, -6S ----- 550.0mW (Max)
    - M5M44400Cxx-7, -7S ----- 467.5mW (Max)
  - Self refresh capability \*
    - Self refresh current ----- 120  $\mu$  A(Max)
  - Extended refresh capability
    - Extended refresh current ----- 120  $\mu$  A(Max)
  - Fast-page mode(1024-column random access), Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities.
  - Early-write mode, CAS and  $\overline{OE}$  to control output buffer impedance
  - 1024 refresh cycles every 16.4ms (A0 ~ A9)
  - 1024 refresh cycles every 128ms (A0 ~ A9) \*
  - 4-bit parallel test mode capability
- \* :Applicable to self refresh version (M5M44400CJ,TP-5S,-6S,-7S :option) only

**APPLICATION**


Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

**PIN DESCRIPTION**


Pin name	Function
A0~A9	Address inputs
DQ1~DQ4	Data inputs/outputs
RAS	Row address strobe input
CAS	Column address strobe input
W	Write control input
OE	Output enable input
Vcc	Power supply (+5V)
Vss	Ground (0V)

M5M44400CJ,TP-5,-5S:Under development

■ 6249825 0028238 76T ■

**PIN CONFIGURATION (TOP VIEW)**

Outline 26P0J(300mil SOJ)



Outline 26P3Z-E(300mil TSOP)

**FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM****FUNCTION**


In addition to normal read, write, and read-modify-write operations the M5M44400CJ, TP provides a number of other functions, e.g.,

fast page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs						Input/Output		Refresh	Remark
	RAS	CAS	W	OE	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Write (Delayed write)	ACT	ACT	ACT	NAC	APD	APD	VLD	IVD	YES	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
RAS only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	DNC	DNC	OPN	VLD	YES	
CAS before RAS (Extended*) refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
Self refresh*	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open

**BLOCK DIAGRAM**

6249825 0028239 6T6

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-1 ~ 7	V
Vi	Input voltage	With respect to Vss	-1 ~ 7	V
Vo	Output voltage		-1 ~ 7	V
Io	Output current		50	mA
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		0 ~ 70	°C
Tstg	Storage temperature		-65 ~ 150	°C

## RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	4.5	5.0	5.5	V
Vss	Supply voltage	0	0	0	V
ViH	High-level input voltage, all inputs	2.4		6.5	V
VIL	Low-level input voltage	DQ1~DQ4	-1.0	0.8	V
		Others	-2.0	0.8	

Note 1 : All voltage values are with respect to Vss.

## ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions			Limits	Unit
		Min	Typ	Max		
VOH	High-level output voltage	IOH=-5mA		2.4	Vcc	V
VOL	Low-level output voltage	IOL=4.2mA		0	0.4	V
Ioz	Off-state output current	Q floating, 0V ≤ Vout ≤ 5.5V		-10	10	μA
II	Input current	0V ≤ VIN ≤ +6.5V, Other inputs pins=0V		-10	10	μA
ICC1 (AV)	Average supply current from Vcc, operating (Note 3,4,5)	M5M44400C-5,-5S	RAS, CAS cycling		125	mA
		M5M44400C-6,-6S	tRC=tWC=min. output open		100	
		M5M44400C-7,-7S			85	
ICC2 (AV)	Supply current from Vcc, stand-by (Note 6)		RAS=CAS=ViH, output open		2	mA
			RAS=CAS ≥ Vcc -0.5V output open		1.0	
					0.1*	
ICC3 (AV)	Average supply current from Vcc, RAS only refresh mode (Note 3,5)	M5M44400C-5,-5S	RAS cycling, CAS=ViH tRC=min. output open		125	mA
		M5M44400C-6,-6S			100	
		M5M44400C-7,-7S			85	
ICC4(AV)	Average supply current from Vcc, Fast Page Mode (Note 3,4,5)	M5M44400C-5,-5S	RAS=ViL, CAS cycling tRC=min. output open		105	mA
		M5M44400C-6,-6S			85	
		M5M44400C-7,-7S			75	
ICC6(AV)	Average supply current from VCC, CAS before RAS refresh mode (Note 3,5)	M5M44400C-5,-5S	CAS before RAS refresh cycling tRC=min. output open		105	mA
		M5M44400C-6,-6S			85	
		M5M44400C-7,-7S			75	
ICCE(AV)*	Average supply current from Vcc, Extended-Refresh mode (Note 6)		RAS cycling CAS ≤ 0.2V or CAS before RAS refresh cycling RAS ≤ 0.2V or ≥ Vcc-0.2V CAS ≤ 0.2V or ≥ Vcc-0.2V W ≤ 0.2V (Except for RAS falling edge) or ≥ Vcc-0.2V OE ≤ 0.2V or ≥ Vcc-0.2V A0~A9 ≤ 0.2V or ≥ Vcc-0.2V, DQ=open tRC=125 μs, tRAS=tRASmin~1 μs		120	μA
			RAS=CAS ≤ 0.2V output open		120	

Note 2: Current flowing into an IC is positive, out is negative.

3: ICC1 (AV), ICC3 (AV), ICC4 (AV) and ICC6 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: ICC1 (AV) and ICC4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS=ViL and CAS=ViH

**M5M44400CJ,TP-5,-6,-7,-5S,-6S,-7S****FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM****CAPACITANCE** ( $T_a=0\sim70^\circ C$ ,  $V_{CC}=5V \pm 10\%$ ,  $V_{SS}=0V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_{I(A)}$	Input capacitance, address inputs	$V_i=V_{SS}$ $f=1MHz$ $V_i=25mVRms$			5	pF
$C_{I(CLK)}$	Input capacitance, clock inputs				7	pF
$C_{I/O}$	Input/Output capacitance, data ports				7	pF

**SWITCHING CHARACTERISTICS** ( $T_a=0\sim70^\circ C$ ,  $V_{CC}=5V \pm 10\%$ ,  $V_{SS}=0V$ , unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
$t_{CAC}$	Access time from $\bar{CAS}$ (Note 7,8)		13		15		20	ns	
$t_{RAC}$	Access time from $\bar{RAS}$ (Note 7,9)		50		60		70	ns	
$t_{AA}$	Column address access time (Note 7,10)		25		30		35	ns	
$t_{CPA}$	Access time from $\bar{CAS}$ precharge (Note 7,11)		30		35		40	ns	
$t_{OE A}$	Access time from $\bar{OE}$ (Note 7)		13		15		20	ns	
$t_{CLZ}$	Output low impedance time from $\bar{CAS}$ low (Note 7)	5		5		5		ns	
$t_{OFF}$	Output disable time after $\bar{CAS}$ high (Note 12)		13		15		20	ns	
$t_{OEZ}$	Output disable time after $\bar{OE}$ high (Note 12)		13		15		20	ns	

Note 6: An initial pause of  $200\ \mu s$  is required after power-up followed by a minimum of eight initialization cycles (RAS-only refresh or  $\bar{CAS}$  before RAS refresh cycles).

Note the  $\bar{RAS}$  may be cycled during the initial pause. And 8 initialization cycles are required after prolonged periods (greater than  $t_{REF(max)}$ ) of  $\bar{RAS}$  inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 2TTL loads and 100pF.

8: Assumes that  $t_{RCD} \geq t_{RCD(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .

9: Assumes that  $t_{RCD} \leq t_{RCD(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by amount that  $t_{RCD}$  or  $t_{RAD}$  exceeds the value shown.

10: Assumes that  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ .

11: Assumes that  $t_{CP} \leq t_{CP(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .

12:  $t_{OFF(max)}$ ,  $t_{OEZ(max)}$  defines the time at which the output achieves the high impedance state ( $|I_{OUT}| \leq 10\ \mu A$ ) and is not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

## TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta=0 ~70°C, Vcc = 5V±10%, Vss=0V, unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tREF	Refresh cycle time		16.4		16.4		16.4	ns	
tREF	Refresh cycle time*		128		128		128	ns	
tRP	RAS high pulse width	30		40		50		ns	
tRCD	Delay time, RAS low to CAS low (Note 15)	18	37	20	45	20	50	ns	
tCRP	Delay time, CAS high to RAS low	5		5		5		ns	
tRPC	Delay time, RAS high to CAS low	0		0		0		ns	
tCPN	CAS high pulse width	10		10		10		ns	
tRAD	Column address delay time from RAS low (Note 16)	13	25	15	30	15	35	ns	
tASR	Row address setup time before RAS low	0		0		0		ns	
tASC	Column address setup time before CAS low (Note 17)	0	7	0	10	0	10	ns	
tRAH	Row address hold time after RAS low	8		10		10		ns	
tCAH	Column address hold time after CAS low	13		15		15		ns	
tDZC	Delay time, data to CAS low (Note 18)	0		0		0		ns	
tDZO	Delay time, data to OE low (Note 18)	0		0		0		ns	
tCDD	Delay time, CAS high to data (Note 19)	13		15		20		ns	
tODD	Delay time, OE high to data (Note 19)	13		15		20		ns	
tT	Transition time (Note 20)	1	50	1	50	1	50	ns	

Note 13: The timing requirements are assumed tT=5ns.

14: VIH(min) and Vil(max) are reference levels for measuring timing of input signals.

15: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

16: tRAD(max) is specified as a reference point only. If tRAD ≥ tRAD(max) and tASC ≤ tASC(max), access time is controlled exclusively by tAA.

17: tASC(max) is specified as a reference point only. If tRCD ≥ tRCD(max) and tASC ≥ tASC(max), access time is controlled exclusively by tCAC.

18: Either tDZC or tDZO must be satisfied.

19: Either tCDD or tODD must be satisfied.

20: tT is measured between VIH(min) and Vil(max).

## Read and Refresh Cycles

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tRC	Read cycle time	90		110		130		ns	
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tCAS	CAS low pulse width	13	10000	15	10000	20	10000	ns	
tCSH	CAS hold time after RAS low	50		60		70		ns	
tRSH	RAS hold time after CAS low	13		15		20		ns	
tRCS	Read Setup time before CAS low	0		0		0		ns	
tRCH	Read hold time after CAS high (Note 21)	0		0		0		ns	
tRRH	Read hold time after RAS high (Note 21)	0		0		0		ns	
tRAL	Column address to RAS hold time	25		30		35		ns	
tOCH	CAS hold time after OE low	13		15		20		ns	
tORH	RAS hold time after OE low	13		15		20		ns	

Note 21: Either tRCH or tRRH must be satisfied for a read cycle.

■ 6249825 0028242 190 ■

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

## Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tWC	Write cycle time	90		110		130		ns	
trAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tcAS	CAS low pulse width	13	10000	15	10000	20	10000	ns	
tcSH	CAS hold time after RAS low	50		60		70		ns	
trSH	RAS hold time after CAS low	13		15		20		ns	
twCS	Write setup time before CAS low	(Note 23)	0		0		0	ns	
twCH	Write hold time after CAS low		8		10		15	ns	
tcWL	CAS hold time after W low	13		15		20		ns	
trWL	RAS hold time after W low	13		15		20		ns	
tWP	Write pulse width	8		10		15		ns	
tDS	Data setup time before CAS low or W low	0		0		0		ns	
tdH	Data hold time after CAS low or W low	8		10		15		ns	
toEH	OE hold time after W low	13		15		20		ns	

## Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
trWC	Read write/read modify write cycle time	(Note 22)	126		150		180	ns	
trAS	RAS low pulse width		86	10000	100	10000	120	10000	
tcAS	CAS low pulse width		49	10000	55	10000	70	10000	
tcSH	CAS hold time after RAS low		86		100		120	ns	
trSH	RAS hold time after CAS low		49		55		70	ns	
trCS	Read setup time before CAS low		0		0		0	ns	
tcWD	Delay time, CAS low to W low	(Note 23)	31		35		45	ns	
trWD	Delay time, RAS low to W low	(Note 23)	68		80		95	ns	
tAWD	Delay time, address to W low	(Note 23)	43		50		60	ns	
tcWL	CAS hold time after W low		13		15		20	ns	
trWL	RAS hold time after W low		13		15		20	ns	
tWP	Write pulse width		8		10		15	ns	
tDS	Data setup time before CAS low or W low		0		0		0	ns	
tdH	Data hold time after CAS low or W low		8		10		15	ns	
toEH	OE hold time after W low		13		15		20	ns	

Note 22: trWC is specified as  $trWC(\min) = tRAC(\max) + tODD(\min) + tRWL(\min) + tRP(\min) + 4tT$ .

23: twCS, tcWD, trWD, tAWD and tCPWD are specified as reference points only. If  $twCS \geq twCS(\min)$  the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If  $tcWD \geq tcWD(\min)$ ,  $trWD \geq trWD(\min)$ ,  $tAWD \geq tAWD(\min)$  and  $tCPWD \geq tCPWD(\min)$  (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) is satisfied, the condition of the DQ (at access time and until CAS or OE goes back to V IH) is indeterminate.

**M5M44400CJ,TP-5,-6,-7,-5S,-6S,-7S****FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM****Fast Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle) (Note 24)**

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
t <sub>PC</sub>	Fast page mode read/write cycle time	35		40		45		ns	
t <sub>PRWC</sub>	Fast page mode read write/read modify write cycle time	71		80		95		ns	
t <sub>RAS</sub>	RAS low pulse width for read or write cycle (Note 25)	85	100000	100	100000	115	100000	ns	
t <sub>C</sub>	CAS high pulse width (Note 26)	8	12	10	15	10	15	ns	
t <sub>CPRH</sub>	RAS hold time after CAS precharge	30		35		40		ns	
t <sub>CPWD</sub>	Delay time, CAS precharge to W low (Note 23)	48		55		65		ns	

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

25: t<sub>RAS</sub>(min) is specified as two cycles of CAS input are performed.

26: t<sub>C</sub>(max) is specified as a reference point only.

**CAS before RAS Refresh Cycle, Extended Refresh Cycle \* (Note 27)**

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
t <sub>CSR</sub>	CAS setup time before RAS low	5		5		5		ns	
t <sub>CHR</sub>	CAS hold time after RAS low	10		10		15		ns	
t <sub>RSR</sub>	Read setup time before RAS low	10		10		10		ns	
t <sub>RHR</sub>	Read hold time after RAS low	10		10		15		ns	
t <sub>CAS</sub>	CAS low pulse width	20		20		25		ns	

Note 27: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

**Self Refresh Cycle \* (Note 28)**

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
t <sub>RSR</sub>	CBR self refresh RAS low pulse width	100		100		100		μs	
t <sub>RPS</sub>	CBR self refresh RAS high precharge time	90		110		130		ns	
t <sub>CHS</sub>	CBR self refresh CAS hold time	-50		-50		-50		ns	
t <sub>RSR</sub>	Read setup time before RAS low	10		10		10		ns	
t <sub>RSR</sub>	Read hold time after RAS low	10		10		15		ns	

**Test Mode Specification (Note 29)****ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted) (Note 2)**

Symbol	Parameter	Test conditions				Unit
		Min	Typ	Max		
I <sub>CC1</sub> (AV)	Average supply current from Vcc, operating (Note 3,4,5)	M5M44400C-5,-5S	RAS, CAS cycling t <sub>RC</sub> =t <sub>WC</sub> =min. output open		145	mA
		M5M44400C-6,-6S			115	
		M5M44400C-7,-7S			100	
I <sub>CC3</sub> (AV)	Average supply current from Vcc, RAS only refresh mode (Note 3,5)	M5M44400C-5,-5S	RAS cycling, CAS=V <sub>IH</sub> t <sub>RC</sub> =min. output open		145	mA
		M5M44400C-6,-6S			115	
		M5M44400C-7,-7S			100	
I <sub>CC4</sub> (AV)	Average supply current from Vcc, Fast Page Mode (Note 3,4,5)	M5M44400C-5,-5S	RAS=V <sub>IL</sub> , CAS cycling t <sub>PC</sub> =min. output open		120	mA
		M5M44400C-6,-6S			100	
		M5M44400C-7,-7S			85	
I <sub>CC6</sub> (AV)	Average supply current from Vcc, CAS before RAS refresh mode (Note 3,5)	M5M44400C-5,-5S	CAS before RAS refresh cycling t <sub>RC</sub> =min. output open		120	mA
		M5M44400C-6,-6S			100	
		M5M44400C-7,-7S			85	

Note 29: All previously specified electrical characteristics, switching characteristics, and timing requirements are applicable to that of test mode.

■ 6249825 0028244 T63 ■

**M5M44400CJ,TP-5,-6,-7,-5S,-6S,-7S****FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM**

**SWITCHING CHARACTERISTICS** ( $T_a=0\text{--}70^\circ\text{C}$ ,  $V_{cc}=5\text{V}\pm10\%$ ,  $V_{ss}=0\text{V}$ , unless otherwise noted, see notes 6, 13, 14)

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
t <sub>AC</sub>	Access time from CAS (Note 7, 8)		18		20		25	ns	
t <sub>RAC</sub>	Access time from RAS (Note 7, 9)		55		65		75	ns	
t <sub>AA</sub>	Column address access time (Note 7, 10)		30		35		40	ns	
t <sub>CPA</sub>	Access time from $\bar{C}\bar{A}\bar{S}$ precharge (Note 7, 11)		35		40		45	ns	
t <sub>OE</sub>	Access time from OE (Note 7)		18		20		25	ns	

**TIMING REQUIREMENTS** ( $T_a=0\text{--}70^\circ\text{C}$ ,  $V_{cc}=5\text{V}\pm10\%$ ,  $V_{ss}=0\text{V}$ , unless otherwise noted, see notes 13, 14)

**Read and Refresh Cycle**

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
t <sub>RC</sub>	Read cycle time	95		115		135		ns	
t <sub>RAS</sub>	RAS low pulse width	55	10000	65	10000	75	10000	ns	
t <sub>CAS</sub>	CAS low pulse width	18	10000	20	10000	25	10000	ns	
t <sub>CSH</sub>	CAS hold time after RAS low	55		65		75		ns	
t <sub>RSR</sub>	RAS hold time after CAS low	18		20		25		ns	
t <sub>RAL</sub>	Column address to RAS hold time	30		35		40		ns	
t <sub>OCH</sub>	CAS hold time after OE low	18		20		25		ns	
t <sub>RRH</sub>	RAS hold time after OE low	18		20		25		ns	

**Read Write and Read-Modify-Write Cycle**

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
t <sub>RWC</sub>	Read write/read modify write cycle time (Note 22)	131		155		185		ns	
t <sub>RAS</sub>	RAS low pulse width	91	10000	105	10000	125	10000	ns	
t <sub>CAS</sub>	CAS low pulse width	54	10000	60	10000	75	10000	ns	
t <sub>CSH</sub>	CAS hold time after RAS low	91		105		125		ns	
t <sub>RSR</sub>	RAS hold time after CAS low	54		60		75		ns	
t <sub>CWD</sub>	Delay time, CAS low W low (Note 23)	36		40		50		ns	
t <sub>TRWD</sub>	Delay time, RAS low W low (Note 23)	73		85		100		ns	
t <sub>TAWD</sub>	Delay time, address to W low (Note 23)	48		55		65		ns	

**Fast page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle) (Note 24)**


Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
t <sub>PC</sub>	Fast page mode read/write cycle time	40		45		50		ns	
t <sub>PRWC</sub>	Fast page mode read write/read modify write cycle time	76		85		100		ns	
t <sub>RAS</sub>	RAS low pulse width for read or write cycle (Note 25)	95	100000	110	100000	125	100000	ns	
t <sub>CPRH</sub>	RAS hold time after CAS precharge	35		40		45		ns	
t <sub>CPWD</sub>	Delay time, CAS precharge to W low (Note 23)	53		60		70		ns	

**Test Mode Set Cycle**

Symbol	Parameter	Limits						Unit	
		M5M44400C-5,-5S		M5M44400C-6,-6S		M5M44400C-7,-7S			
		Min	Max	Min	Max	Min	Max		
t <sub>WSR</sub>	Write setup time before RAS low	10		10		10		ns	
t <sub>WHR</sub>	Write hold time after RAS low	10		10		15		ns	

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM


**Timing Diagrams** (Note 30)  
Read Cycle



Note 30



Indicates the don't care input.  
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$  or  $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$




Indicates the invalid output.

6249825 0028246 836

**FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM**


**Write Cycle (Early write)**




■ 6249825 0028247 772 ■

FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Write Cycle (Delayed write)




■ 6249825 0028248 609 ■

**FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM****Read-Write, Read-Modify-Write Cycle**

■ 6249825 0028249 545 ■

FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM


RAS-only Refresh Cycle




■ 6249825 0028250 267 ■

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

CAS before RAS Refresh Cycle, Extended Refresh Cycle \*




■ 6249825 0028251 1T3 ■

**FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM****Hidden Refresh Cycle (Read)** (Note 31)

Note 31: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.  
 Timing requirements and output state are the same as that of each cycle described above.

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM


## Fast Page Mode Read Cycle



■ 6249825 0028253 T76 ■

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM


## Fast Page Mode Write Cycle (Early Write)



■ 6249825 0028254 902 ■

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM


## Fast-Page Mode Write Cycle (Delayed Write)



■ 6249825 0028255 849 ■

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM


## Fast Page Mode Read-Write, Read-Modify-Write Cycle



6249825 0028256 785

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM


Self Refresh Cycle\* (Note 28)



■ 6249825 0028257 611 ■

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

## Test Mode Set Cycle (Note 32)



Note : 32 The cycle is also available for initialization cycle, but in this case device enters test mode.

The test mode function is initiated with a W and CAS before RAS cycle(WCBR cycle) as specified above timing diagram.

The test mode function is terminated by either a CAS before RAS(CBR) refresh or a RAS only refresh cycle.

During the test mode, the device is internally organized as 4-bits wide (256k-bytes deep) for each DQ (input/output) port.

No addressing of A<sub>0</sub>,A<sub>1</sub>(column only) is required.

During a write cycle, data on the each DQ (input) pin is written in parallel into all 4-bits for each DQ port and can be written independently for each DQ port.

During a read cycle, the each DQ (output) pin indicates independently a HIGH state if all 4-bits are equal, and a LOW state if any bits differ.

During the test mode operation, a WCBR cycle is used to perform refresh.


## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

Note 28:Self refresh sequence

Two refreshing methods should be used properly depending on the low pulse width( $t_{RAS}$ ) of  $\overline{RAS}$  signal during self refresh period.

### 1. Distributed refresh during Read/Write operation


#### (A) Timing diagram



**Table 2**

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR distributed refresh	$t_{NSD} \leq 125 \mu s$	$t_{SND} \leq 125 \mu s$
RAS only distributed refresh	$t_{NSD} \leq 16 \mu s$	$t_{SND} \leq 16 \mu s$

#### (B) Definition of distributed refresh



#### Definition of CBR distributed refresh

##### (Including extended refresh)

The CBR distributed refresh performs more than 1024 constant period ( $125 \mu s$  max.) CBR cycles within 128ms.

#### Definition of RAS only distributed refresh

All combinations of row address signals ( $A_0 \sim A_9$ ) are selected during 1024 constant period ( $16 \mu s$  max.)  $\overline{RAS}$  only refresh cycles within 16.4ms.

#### Note:

Hidden refresh may be used instead of CBR refresh.

$\overline{RAS/CAS}$  refresh may be used instead of  $\overline{RAS}$  only refresh.

#### 1.1 CBR distributed refresh

##### ● Switching from read/write operation to self refresh operation.

The time interval from the falling edge of  $\overline{RAS}$  signal in the last CBR refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within  $t_{NSD}$  (shown in table 2).

- Switching from self refresh operation to read/write operation. The time interval from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the first CBR refresh cycle during read/write operation period should be set within  $t_{SND}$  (shown in table 2)

#### 1.2 $\overline{RAS}$ only distributed refresh

##### ● Switching from read/write operation to self refresh operation.

The time interval  $t_{NSD}$  from the falling edge of  $\overline{RAS}$  signal in the last  $\overline{RAS}$  only refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within  $16 \mu s$ .

##### ● Switching from self refresh operation to read/write operation.

The time interval  $t_{SND}$  from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the first CBR refresh cycle during read/write operation period should be set within  $16 \mu s$ .

## FAST PAGE MODE 4194304-BIT (1048576-WORD BY 4-BIT) DYNAMIC RAM

## 2. Burst refresh during Read/Write operation

## (A) Timing diagram





Table 3

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR burst refresh	$t_{NSB} \leq 16.4ms$	$t_{SNB} \leq 16.4ms$
RAS only burst refresh	$t_{NSB} + t_{SNB} \leq 16.4ms$	

## (B) Definition of burst refresh

Definition of CBR burst refresh

The CBR burst refresh performs more than 1024 continuous CBR cycles within 16.4ms.

Definition of RAS only burst refresh

All combination of row address signals ( $A_0 \sim A_9$ ) are selected during 1024 continuous RAS only refresh cycles within 16.4ms.

## 2.1 CBR burst refresh

- Switching from read/write operation to self refresh operation.  
The time interval  $t_{NSB}$  from the falling edge of  $\overline{RAS}$  signal in the first CBR refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within 16.4ms.
- Switching from self refresh operation to read/write operation.  
The time interval  $t_{SNB}$  from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the last CBR refresh cycle during read/write operation period should be set within 16.4ms.

## 2.2 RAS only burst refresh

- Switching from read/write operation to self refresh operation.  
The time interval from the falling edge of  $\overline{RAS}$  signal in the first RAS only refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within  $t_{NSB}$  (shown in table 3).
- Switching from self refresh operation to read / write operation.  
The time interval from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the last RAS only refresh cycle during read/write operation period should be set within  $t_{SNB}$  (shown in table 3).

6249825 0028260 106