

Audio sound controller

BD3861FS

The BD3861FS is an audio sound controller IC for micro-component stereo systems. Tone and volume can be controlled easily by two-line serial control from micro-controller.

●Applications

Micro-component stereo systems, radio cassette players and mini-component stereo systems

●Features

- 1) Built-in volume, tone (bass, middle and treble), input gain amplifier and input selector.
- 2) The volume control of resistance ladder type allows the low distortion and low noise in Bi-CMOS process.
- 3) Two-line serial interface.
- 4) The built-in input gain amplifier reduces the needs of external input, and this IC is suitable for space-saving design.
- 5) Residual noise can be reduced by separating the front stage volume control from the rear stage volume control.

●Absolute maximum ratings (Ta=25°C)


Parameter	Symbol	Limits	Unit
Power supply voltage	Vcc	10	V
Power dissipation	Pd	800*	mW
Operating temperature	Topr	-25 to +75	°C
Storage temperature	Tstg	-55 to +150	°C

*Reduced by 6.4mW for each increase in Ta of 1°C over 25°C.





●Recommended operating conditions (Ta=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage	Vcc	6.5	-	9.5	V









● Block diagram



●Pin equivalent circuit and description



Pin No.	Pin name	Pin voltage	Equivalent circuit	Pin description
1 2 3 4 5 6 7 8	A1 A2 B1 B2 C1 C2 D1 D2	Vcc/2		A pin for inputting a sound signal. It is suitable for input of CD, MD, tuner and tape. Connect this pin to a front stage circuit through a coupling capacitor.
9 10	E1 E2	Vcc/2		A pin for inputting a sound signal. It is suitable for input from outside of the pin.
11	MIC	Vcc/2		A pin for microphone input.
12	FIL	Vcc/2		Vcc/2 Voltage for power supply of signal system.

Audio ICs

Pin No.	Pin name	Pin voltage	Equivalent circuit	Pin description
17	OUT2	$V_{cc}/2$		A pin for outputting a sound signal. Connect this pin to a rear stage circuit through a coupling capacitor.
20	OUT1	$V_{cc}/2$		A pin for outputting a sound signal. Connect this pin to a rear stage circuit through a coupling capacitor.
18	BASS21	$V_{cc}/2$		A pin for setting central frequency (fo) of bass and for setting gain.
21	BASS11	$V_{cc}/2$		A pin for setting central frequency (fo) of bass and for setting gain.
19	BASS22	$V_{cc}/2$		A pin for setting central frequency (fo) of bass and for setting gain.
22	BASS12	$V_{cc}/2$		A pin for setting central frequency (fo) of bass and for setting gain.
23	MID11	$V_{cc}/2$		A pin for setting central frequency (fo) of middle and for setting gain.
25	MID21	$V_{cc}/2$		A pin for setting central frequency (fo) of middle and for setting gain.

Pin No.	Pin name	Pin voltage	Equivalent circuit	Pin description
24	MID12	Vcc/2		A pin for setting central frequency (fo) of middle and for setting gain.
26	MID22	Vcc/2		
27	TRE2	Vcc/2		
28	TRE1	Vcc/2		A pin for setting cut-off frequency (fc) of treble and for setting gain.
29	VOL1	Vcc/2		A pin for inputting sound signal into input volume control. The input impedance is 36kΩ (upon Typ.).
30	VOL2	Vcc/2		
31	GOUT2	Vcc/2		A pin for outputting input gain.
32	GOUT1	Vcc/2		

Audio ICs

Pin No.	Pin name	Pin voltage	Equivalent circuit	Pin description
14	DATA	-		A pin for inputting a serial control data.
15	CLK	-		
16	Vcc	Vcc	-	Power supply pin.
13	GND	0V	-	A ground pin.

Audio ICs

●**Electrical characteristics** (Unless specified particularly, $V_{CC}=9V$, $f=1kHz$, $V_{IN}=1Vrms$, $R_g=600\Omega$, $RL=10k\Omega$, $T_a=25^\circ C$, INPUT Gain=0dB, VOL=0dB, Bass, Middle, Treble=0dB) Measurement circuit is Fig.1.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions	SW No.							Select address/Serial data (HEX notation)							Measurement point	
							1/4	2/5	3/8	7	8	9/10	11/12	1	2	3	4-1	4-2	5-1	5-2		
<TOTAL>																						
Circuit current	IQ	-	13.0	26.0	mA	Without signal	1	1	-	2	1	1	2	00	02	01	05	0D	03	0B	I	
Output voltage gain	GV	-1.5	0.0	1.5	dB	G _v =20log(O ₁ /V _n) G _v =20log(O ₂ /V _n)	1	2	2	2	2	1	2	00	02	01	05	0D	03	0B	O ₁ O ₂	
Total harmonic distortion	THD	-	0.02	0.08	%	V _n =2Vrms 400~30kHz BPF	1	2	2	2	2	1	2	00	02	01	05	0D	03	0B	O ₁ O ₂	
Maximum output voltage	V _{OM}	2.0	2.5	-	Vrms	THD=1%	1	2	2	2	2	1	2	00	02	01	05	0D	03	0B	O ₁ O ₂	
Maximum noise voltage	V _{NO}	-	8.0	15.0	μVrms	R _g =0kΩ, IHF-A	1	1	-	2	2	1	2	00	02	01	05	0D	03	0B	O ₁ O ₂	
Cross-talk between channels	CT	-	-80	-70	dB	R _g =0kΩ, IHF-A	1	2/1	2/-	2	2	1	2	00	02	01	05	0D	03	0B	O ₂ O ₁	
<INPUT>																						
6dB SW gain	G _{v6}	5	6	7	dB	V _n =200mVrms	G _v =20log(G ₁ /V _n) G _v =20log(G ₂ /V _n)	1	2	2	2	2	1	1	00	02	11	05	0D	03	0B	G ₁ G ₂
Input voltage gain1	* G _{vmax1}	-1	*1	+1	dB	V _n =200mVrms From 0 to 10dB	G _{vmax1} =20log(G ₁ /V _n) G _{vmax1} =20log(G ₂ /V _n)	1	2	2	2	2	1	1	00	02	01	*3 A ₅	0D	03	0B	G ₁ G ₂
Input voltage gain2	* G _{vmax2}	-1.5	*2	+1.5	dB	V _n =200mVrms From 12 to 20dB	G _{vmax1} =20log(G ₁ /V _n) G _{vmax1} =20log(G ₂ /V _n)	1	2	2	2	2	1	1	00	02	01	*4 F ₅	0D	03	0B	G ₁ G ₂
Input gain switch step	G _{vmax1st}	-	2	-	dB	From 0 to 20dB	1	2	2	2	2	1	1	00	02	01	-	0D	03	0B	G ₁ G ₂	
INPUT total harmonic distortion	THD _I	-	0.02	0.08	%	V _n =2Vrms 400~30kHz BPF	1	2	2	2	2	1	1	00	02	01	05	0D	03	0B	G ₁ G ₂	
INPUT maximum output voltage	V _{OMI}	2.0	2.5	-	dB	THD=1%	1	2	2	2	2	1	1	00	02	01	05	0D	03	0B	G ₁ G ₂	
Cross-talk between selectors	CS	-	-80.0	-70.0	dB	R _g =0kΩ, IHF-A	CS=20log(G ₁ /V _n) CS=20log(G ₂ /V _n)	1	2	2	2	2	1	1	00	02	81	05	0D	03	0B	G ₁ G ₂
Input resistance	R _i	35.0	50.0	65.0	kΩ	R _i =51k _x V _{R1} /(V _n -V _{R1}) R _i =51k _x V _{R2} /(V _n -V _{R2})	1	2	1	2	2	1	1	00	02	01	05	0D	03	0B	V _{R1} V _{R2}	
E input SW attenuation	G _{RE}	-	-20.0	-15.0	dB	G _{RE} =20log(G ₁ /V _n) G _{RE} =20log(G ₂ /V _n)	5	2	2	2	2	1	1	00	02	29	05	0D	03	0B	G ₁ G ₂	
<INPUT Volume>																						
Input Volume Gain1	* G _{v1}	-2	*5	+2	dB	From 0 to -50dB	G _{v1} =20log(O ₁ /V _n) G _{v1} =20log(O ₂ /V _n)	1	1	-	2	2	2	1	00	*7 1A	01	05	0D	03	0B	O ₁ O ₂
Input Volume Gain2	* G _{v2}	-3	*6	+3	dB	From -54 to -70dB	G _{v2} =20log(O ₁ /V _n) G _{v2} =20log(O ₂ /V _n)	1	1	-	2	2	2	1	00	*8 7A	01	05	0D	03	0B	O ₁ O ₂
Volume switch step1	G _{v1st1}	-	2	-	dB	From 0 to -50dB	1	1	-	2	2	2	1	00	-	01	05	0D	03	0B	O ₁ O ₂	
Volume switch step2	G _{v1st2}	-	4	-	dB	From -54 to -70dB	1	1	-	2	2	2	1	00	-	01	05	0D	03	0B	O ₁ O ₂	
MUTE level	G _{min1}	-	-	-90.0	dB	IHF-A	G _{min1} =20log(O ₁ /V _n) G _{min1} =20log(O ₂ /V _n)	1	1	-	2	2	2	1	00	FA	01	05	0D	03	0B	O ₁ O ₂
<OUTPUT Volume>																						
Output Volume Gain	* G _{ov}	-1	*9	+1	dB	From 0 to -59dB	G _{ov} =20log(O ₁ /V _n) G _{ov} =20log(O ₂ /V _n)	1	1	-	2	2	2	1	*10 DC	02	01	05	0D	03	0B	O ₁ O ₂
OUTPUT switch step	G _{ovst}	-	1	-	dB	From 0 to -59dB	1	1	-	2	2	2	1	-	02	01	05	0D	03	0B	O ₁ O ₂	
MUTE level	G _{min0}	-	-	-90.0	dB	IHF-A	G _{min0} =20log(O ₁ /V _n) G _{min0} =20log(O ₂ /V _n)	1	1	-	2	2	2	1	FC	02	01	05	0D	03	0B	O ₁ O ₂

* It shows a specified value at the deviation from the setting value.

*1 0.2.4.6.8.10dB

*2 12.14.16.18.20dB

*3 Setting 10dB

*4 Setting 20dB

*5 From -54 to -50dB -2dB/STEP

*6 From -54 to -70dB -4dB/STEP

*7 Setting -50dB

*8 Setting -70dB

*9 From 0 to -59dB -1dB/STEP

*10 Setting -59dB

BD3861FS

Audio ICs

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions	SW No.						Select address/Serial data (HEX notation)						Measurement point				
							1/4	2/5	3/8	7	8	9/10	11/12	1	2	3	4-1	4-2	5-1	5-2			
<BASS>																							
Maximum Bass boost gain	G _{BB}	12	14	16	dB	V _{IN} =200mVrms, f=90Hz	G _{BB} =20log(O1/V _{IN})		1	2	2	2	2	1	2	00	02	01	05	ED	03	0B	O1
							G _{BB} =20log(O2/V _{IN})														O2		
Maximum Bass cut gain	G _{BC}	-16	-14	-12	dB	V _{IN} =200mVrms, f=90Hz	G _{BC} =20log(O1/V _{IN})		1	2	2	2	2	1	2	00	02	01	05	FD	03	0B	O1
							G _{BC} =20log(O2/V _{IN})														O2		
Bass switch step	G _{BS} T	-	2	-	dB	V _{IN} =200mVrms, f=90Hz			1	2	2	2	2	1	2	00	02	01	05	-	03	0B	O1
																					O2		
<MIDDLE>																							
Maximum Middle boost gain	G _{MB}	10	12	14	dB	V _{IN} =200mVrms	G _{MB} =20log(O1/V _{IN})		1	2	2	2	2	1	2	00	02	01	05	0D	E3	0B	O1
							G _{MB} =20log(O2/V _{IN})														O2		
Maximum Middle cut gain	G _{MC}	-14	-12	-10	dB	V _{IN} =200mVrms	G _{MC} =20log(O1/V _{IN})		1	2	2	2	2	1	2	00	02	01	05	0D	F3	0B	O1
							G _{MC} =20log(O2/V _{IN})														O2		
Middle switch step	G _{MS} T	-	2	-	dB	V _{IN} =200mVrms			1	2	2	2	2	1	2	00	02	01	05	0D	-	0B	O1
																					O2		
<TREBLE>																							
Maximum Treble boost gain	G _{TB}	10	12	14	dB	V _{IN} =200mVrms, f=10kHz	G _{TB} =20log(O1/V _{IN})		1	2	2	2	2	1	2	00	02	01	05	0D	03	EB	O1
							G _{TB} =20log(O2/V _{IN})														O2		
Maximum Treble cut gain	G _{TC}	-14	-12	-10	dB	V _{IN} =200mVrms, f=10kHz	G _{TC} =20log(O1/V _{IN})		1	2	2	2	2	1	2	00	02	01	05	0D	03	FB	O1
							G _{TC} =20log(O2/V _{IN})														O2		
Treble switch step	G _{TS} T	-	2	-	dB	V _{IN} =200mVrms, f=10kHz			1	2	2	2	2	1	2	00	02	01	05	0D	03	-	O1
																					O2		
<Microphone amplifier>																							
Microphone voltage gain	G _{MIC}	4.5	6.0	7.5	dB	V _{IN} =200mVrms	G _{MIC} =20log(O1/V _{IN})		1	1	-	1	2	1	2	00	02	01	05	0D	03	0B	O1
							G _{MIC} =20log(O2/V _{IN})														O2		

* It shows a specified value at the deviation from the setting value.

● Measurement circuit




Fig.1

Audio ICs

●Attached components

External Parts of measurement circuit.

(1) Element marked with *

- Carbon-film resistor: $\pm 1\%$
- Film capacitor: $\pm 1\%$
- Ceramic capacitor: $\pm 1\%$

(2) Unless specified particularly, use the following external parts:

- Carbon-film resistor: $\pm 5\%$
- Film capacitor: $\pm 20\%$
- Electrolytic capacitor: $\pm 20\%$

Notes on wiring

(1) GND shall be wired solidly.

(2) Wiring pattern of CLK and DATA shall be away from that of analog unit and cross talk shall not be acceptable.

(3) Wiring pattern of CLK and DATA of shall not be parallel if possible. They shall be shielded, if they are adjacent to each other.

●Circuit operations

Specifications for control signal

(1) Timing of control signal

- Data is read at a leading edge of clock.
- Latch is read at a trailing edge of clock.
- Be sure to set DATA to LOW after latching.




Fig.2

Constant of timing chart ($T_a=25^\circ C$, $V_{cc}=9V$)

Parameter	Symbol	Min.	Typ.	Max.	Unit
"High" input voltage	V_{IH}	2.6	–	5.5	V
"Low" input voltage	V_{IL}	0	–	1.1	V
Clock width	t _{WC}	2.0	–	–	μs
Data width	t _{WD}	2.0	–	–	μs
Latch width	t _{WL}	2.0	–	–	μs
"Low" hold width	t _{WH}	2.0	–	–	μs
Setup time (DATA→CLK)	t _{SD}	1.0	–	–	μs
Hold time (CLK→DATA)	t _{HD}	1.0	–	–	μs
Setup time (CLK→LATCH)	t _{SL}	1.0	–	–	μs
Hold time (DATA→LATCH)	t _{HL}	1.0	–	–	μs
"Low" setup time	t _S	1.0	–	–	μs
"Low" hold time	t _H	1.0	–	–	μs

● Application example




Fig.3

●Operation notes**1. About operation voltage supply range**

Within operation voltage supply range, basic circuit function operation is guaranteed within operation ambient temperature. But please confirm set up of constant and element, voltage set up and temperature set up on use.

2. About operation temperature range

If it within recommended operation voltage range, circuit function operation is guaranteed within operation temperature. It correlated to conditions of power dissipation to temperature.

Please watch out except condition stipulated by electrical characteristics within the range, It cannot guarantee standard value of electrical characteristics. But it retains original function.

3. About Application circuit

Example of application circuit drawing is convinced as recommendable, but please confirm characteristic including above-mentioned notes. At use with modification of external constant, please decide with enough margin considering distribution of this IC, external parts including quiescence characteristics and excessive characteristics. Please note that we have not yet confirmed any concerned patent rights completely.

4. Power-on reset

Any circuit to perform initialization in the IC upon power on is not contained. Therefore, be sure to send initial data to all the addresses upon power on. Moreover, be sure to mute the set side until the initial data has been sent. For data setting at the second time or later, necessary address only can be modified.

5. Schmidt circuit

This IC has the Schmidt circuit as preventive measures against logic signal input into the DATA (14pin) and CLK (15pin) terminals. Therefore, this IC is not affected so much by noise to a logic signal line. For the "High" voltage for logic control, voltage in a range from 2.6 to 5.5V is available.

6. Setting of input gain

Because of the S/N characteristics, it is recommendable to turn ON 6dBFSW in input gain in a range between 6 and 20dB (in 2dB increment).

7. Input pin E1 (9pin) and E2 (10pin)

Input pin E1 (9pin) and E2 (10pin) has a built-in mute circuit. It is the optimal for the auxiliary input.

8. Microphone terminal

If the microphone terminal (11pin) is not used, use this IC in "open" because of the S/N characteristics.

9. Serial control

Wire the CLK terminal and DATA terminal taking care not to interfere with an analog signal line.


●Electrical characteristic curves

Fig.4 Tone control (Bass)




Fig.5 Tone control (Middle)





Fig.6 Tone control (Treble)

●External dimensions (Unit : mm)

Appendix

Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the product described in this document are for reference only. Upon actual use, therefore, please request that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document use silicon as a basic material.
Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

About Export Control Order in Japan

Products described herein are the objects of controlled goods in Annex 1 (Item 16) of Export Trade Control Order in Japan.

In case of export from Japan, please confirm if it applies to "objective" criteria or an "informed" (by MITI clause) on the basis of "catch all controls for Non-Proliferation of Weapons of Mass Destruction.