

1M (128k words × 8bits) Serial Flash EEPROM

### **Features**

CMOS Flash EEPROM Technology Single 3.3-Volt Read and Write Operations Sector Erase Capability: 256 Bytes per sector Operating Frequency: 10MHz Low Power Consumption Active Current (Read): 25 mA (Max.) Standby Current: 20 μA (Max.) Serial Peripheral Interface (S.P.I.) mode 0.

# High Read/Write Reliability Sector-write Endurance Cycles: 10<sup>4</sup> 10 Years Data Retention Self-timed Erase and Programming Byte Programming: 35 μs (Max.) End of Write Detection: Status Register Read Hardware Data Protection Packages Available: MSOP8(225mil)

### **Product Description**

The LE25FV101T is a 128K x 8 CMOS sector erase, byte programmable serial Flash EEPROM. The LE25FV101T is manufactured using SANYO's proprietary, high performance CMOS Flash EEPROM technology. Breakthroughs in EEPROM cell design and process architecture attain better reliability and manufacturability compared with conventional approaches. The LE25FV101T erases and programs with a 3.3-volt only power supply. LE25FV101T conforms to Serial Peripheral Interface (S.P.I.).

Featuring high performance programming, the LE25FV101T typically byte programs in 35  $\mu$ s. The LE25FV101T typically sector (256 bytes) erases in 4ms. Both program and erase times can be optimized using interface feature such as Status Register to indicate the completion of the write cycle. To protect against an inadvertent write, the LE25FV101T has on chip hardware data protection scheme. Designed, manufactured, and tested for a wide spectrum of applications, the LE25FV101T is offered with a guaranteed sector write endurance of  $10^4$  cycles. Data retention is rated greater than 10 years.

The LE25FV101T is best suited for applications that require re-programmable nonvolatile mass storage of program or data memory.

### **Device Operation**

Commands are used to initiate the memory operation functions of the device. Commands are written to the command register through serial input (SI). The addresses and data of Commands are latched to be used to operate functions such as Read, Sector\_Erase, Byte\_Program and so on.

Fig.3 and Fig.4 contain the timing waveforms of serial input and output. By setting  $\overline{CS}$  to LOW, the device is selected. And commands, addresses, and dummy bits can be let in serially through SI port. When the device is in Read or Status Register Read mode, SO pin is in Low-impedance state. And the requested data can be read out from MSB (most significant bit) synchronously with the falling edge of SCK.




Figure1: Pin Assignment for 8-pin MSOP

\*This product incorporate technology licensed from Silicon Storage Technology, Inc. This preliminary specification is subject to change without notice.

> SANYO Electric Co., Ltd. Semiconductor Company 1-1, 1 Chome, Sakata, Oizumi-machi, Ora-gun, GUNMA, 370-0596 JAPAN

**Preliminary Specifications** 




Figure2: Functional Block Diagram of LE25FV101T

#### **Table1: Pin Description**

Symbol	Pin Description	Functions
SCK	Serial Clock	To control the timing of serial data input and output.
		To latch input data and addresses synchronously at the rising edge of SCK, and read
		out output data synchronously at this falling edge.
SI	Serial Input	To input data or addresses serially from MSB to LSB (Least Significant Bit).
SO	Serial Output	To output data serially from MSB to LSB.
CS	Chip Select	To activate the device when this pin is LOW.
		To deselect and put the device to standby mode when High.
WP	Write Protect	To prevent inadvertent write when this pin is LOW.
		As $\overline{WP}$ is connected internally to the Vcc, leave this pin open when this function is
		not necessary.
Vcc	Power Supply	To provide 3.0V to 3.6V supply.
Vss	Ground	
RESET	Reset	To prevent inadvertent writes by setting this pin to LOW during system power-up.
		As $\overline{\text{RESET}}$ is connected to Vcc internally, leave this pin open when this function is
		not necessary.

#### **Table2: Commands Summary**

Command	1st bus cycle	2nd bus cycle	3rd bus cycle	4th bus cycle	5th bus cycle	6th bus cycle
	OPcode	Address	Address	Address	Data / OPcode	Dummy
Read	FFH	A23-A16	A15-A8	A7-A0	Х	Х
Sector Erase	20H	A23-A16	A15-A8	Х	D0H	Х
Byte Program	10H	A23-A16	A15-A8	A7-A0	PD	Х
Status Register	9FH					
Reset	FFH					

Definition for table 2:

1. X= don't care, H= number in hex.

2. A17-A23=don't care

3. PD= Program data

4. Reset Command is effective when the device is only in Erase or Program sequence (in tBP or tSE period).

#### **Command Definition**

Table 2 contains a command list and a brief summary of the commands. The following is a detailed description of the options initiated by each command.

#### Read

Fig.5 shows the timing waveform of read operation. The read operation is initiated by READ command. After writing OPcode of "FFH" and following 24bit address and 16 dummy bits, SO is transformed into Low-impedance state, and the specified addresses' data are read out synchronously with SCK clock. While the SCK clock is continuously on, the device counts up the next address automatically and reads the data in order. When the address reaches its maximum, while the read operation still be continuing, the address is reset to the lowest one, and the device continues reading data from the beginning.

When  $\overline{cs}$  is set High so as to deselect the device, the read operation terminates with the output in Highimpedance state. Do not execute read operation while the device is in Byte\_Program or Sector\_Erase Cycle to prevent inadvertent writes.

#### Status\_Register Read

Fig.6 shows the timing waveform of Status\_Register Read.

Status\_Register can be read while the device is in Program or Erase mode. As is shown in the table below, the LSB (Least Significant Bit) of Status\_Register is set to  $\overline{_{BSY}}$  with other bits intact. By setting  $\overline{_{CS}}$  to LOW and writing "9FH" in command register, the contents of the Status\_Register come out from MSB. The LSB of the Status\_Register stands for if the device is busy or not. Therefore,"0" stands for busy and "1" for not in Program or Erase mode. When  $\overline{_{CS}}$  goes High, Status Register reading terminates with the output pin in High-impedance state.

7(MSB)	6	5	4	3	2	1	0(LSB)
Х	Х	Х	Х	Х	Х	Х	BSY

#### Sector\_Erase

Fig.7 shows the timing waveform of Sector Erase. Sector Erase command consists of 6 bus cycles from 1<sup>st</sup> bus cycle to 6<sup>th</sup> bus cycle. This command stages the device for electrical erasing of all bytes within a sector. A sector contains 256 bytes. This sector erasability enhances the flexibility and usefulness of the LE25FV101T, since most applications only need to change a small number of bytes or sectors, not the entire chip. To execute the Sector\_Erase operation, erase address, 2<sup>nd</sup> OPcode (D0H) and Dummy bits must be written to the command register after writing 1<sup>st</sup> OPcode of (20H). This two-step sequence ensures that only memory contents within the addressed sector are erased and other sectors are not inadvertently erased. The erase operation begins with the rising edge of the  $\overline{cs}$  pulse and terminates automatically by using an internal timer. Termination of this mode is found out by using Status Register Read.

#### Byte\_Program

Fig.8 shows the timing waveform of Byte\_Program. Byte\_Program command consists of 6 bus cycles from 1<sup>st</sup> bus cycle to 6<sup>th</sup> bus cycle, and stages the device for Byte programmable. To execute the Byte\_Program operation, program address, program data and Dummy bits must be written to the command register after writing the OPcode of (10H). The program operation begins with the rising edge of the  $\overline{\text{Cs}}$  pulse and terminates automatically by using an internal timer. Termination of this mode is found out by using Status Register Read.

#### Reset

Fig.9 shows the timing waveform of Reset operation. Reset operation is effective while the device is already in Program or Erase mode. But the data of specified address are not guaranteed. The Reset Command can be provided as a means to safely abort the Erase or Program Command sequences. Following 4<sup>th</sup> bus cycles (erase or program) with a write of (FFH) in 5<sup>th</sup> bus cycle will safely abort the operation. Memory contents will not be altered.

#### **Hardware Write Protection**

Setting  $\overline{\mathrm{WP}}$  to LOW prevents inadvertent writes by inhibiting write operation. As  $\overline{\mathrm{WP}}$  is connected internally to the Vcc, don't connect externally to any nodes when this function is not necessary. To prevent inadvertent writes during system power-up, LE25FV101T has power-on-reset circuit.

To perform power up more safely, the usage of  $\overline{\text{RESET}}$  is recommended as follows. By holding  $\overline{\text{RESET}}$  LOW during system power up and setting to High after Vcc reaches operation voltage, inadvertent writes can be prevented (see Fig.10). Don't use this function except during power up. As  $\overline{\text{RESET}}$  is connected to Vcc internally, don't connect externally to any nodes when this function is not necessary.

#### **Decoupling Capacitors**

Ceramic capacitors (0.1  $\mu F)$  must be added between  $V_{CC}$  and  $V_{SS}$  to each device to assure stable flash memory operation.

**Preliminary Specifications** 

### **Absolute Maximum Stress Ratings**

Storage Temperature	55 °C ~ 150 °C
Supply Voltage	0.5 V ~ 4.6 V
D.C. Voltage on Any Pin to Grand Potential	0.5 V ~ Vcc + 0.5 V
Permanent device damage may oc	cur if ABSOLTE MAXIMUM RATINGS are exceeded.

### **Operating Range**

Ambient Temperature	) °C ~ 70 °C
Vcc	3.0 V ~ 3.6 V

#### **DC** Operating Characteristics

Symbol	Parameter	Li	mit	unit	Test Condition
		Min.	Max.		
ICCR	Power Supply Current		10	mA	$\overline{\text{CS}}$ = VIL SO, $\overline{\text{WP}}$ open
	(Read)				SI = VIL / VIH, f = 10MHz, VCC = VCC max.
ICCW	Power Supply Current		45	mA	VCC = VCC max.
	(Write)				
ISB1	Standby Vcc Current		3	mA	$\overline{\text{CS}}$ = VIH SO, $\overline{\text{WP}}$ , $\overline{\text{RESET}}$ open
	(TTL input)				VCC = VCC max.
ISB2	Standby Vcc Current		20	μA	$\overline{\text{CS}}$ = VCC–0.3V SO, $\overline{\text{WP}}$ , $\overline{\text{RESET}}$ open
	(CMOS input)				VCC = VCC max.
ILI	Input Leakage Current		10	μA	VIN = VSS ~ VCC, VCC = VCC max.
ILO	Output Leakage Current		10	μA	VIN = VSS ~ VCC, VCC = VCC max.
VIL	Input Low Voltage	-0.3	0.4	V	VCC = VCC max.
VIH	Input High Voltage	2.4	Vcc+0.3	V	VCC = VCC min.
VOL	Output Low Voltage		0.2	v	$IOL = 100 \ \mu A, VCC = VCC \ min.$
VOH	Output High Voltage	Vcc-0.2		V	IOH = $-100 \mu$ A, VCC = VCC min.

### **Power-up Timing**

Symbol	Parameter	Minimum	Units
tPU_READ	Power-up to Read Operation(without using RESET)	10	ms
tPU_WRITE	Power-up to Write Operation(without using RESET)	10	ms
tPU_RST	From <b>RESET</b> goes High to Command Entry	1	μs

### Capacitance (Ta = 25 °C, f = 1 MHz)

Symbol	Description	Maximum	Unit	Test Condition
CDQ	DQ Pin Capacitance	12	pF	VDQ = 0V
CIN	Input Capacitance	6	pF	VIN = 0V

Note: These parameters are periodically sampled and are not 100% tested.

#### **Preliminary Specifications**


## **AC Characteristics**


Symbol	Parameter		Limit		
		Min.	Max.	]	
fCLK	Clock Frequency		10	MHz	
tCSS	$\overline{CS}$ setup time	400		ns	
tCSH	$\overline{CS}$ hold time	400		ns	
tCPH	CS standby pulse width	250		ns	
tCHZ	CS to Hi-Z output		250	ns	
tDS	Data Setup time	30		ns	
tDH	Data hold time	30		ns	
tCLH	SCK High pulse width	45		ns	
tCLL	SCK Low pulse width	45		ns	
tCLZ	SCK to Lo-Z output	0		ns	
tV	SCK to output valid		40	ns	
tHO	Output data hold time	0		ns	
tSE	Sector Erase Cycle Time		4	ms	
tBP	Byte Program Cycle time		35	μs	
tRST	Write Reset Recovery Time		4	μs	

AC Test Conditions


Input Pulse Level	0 V ~ 3.0 V
Input Rise/Fall Time	5 ns
Input/Output Timing Level	1.5V
Input Load Levels	. 30 pF

**Preliminary Specifications** 












**Preliminary Specifications** 











**Preliminary Specifications** 









#### Figure 9: Reset Timing Diagram

Reset Command is effective when the device is only in Erase or Program sequence (in tBP or tSE period).




Figure 10: Command Entry Recover Timing from RESET goes High

