MC68HC05B4
MC68HC05B6
MC68HC05B8
MC68HC05B16
MC68HC705B16
MC68HC705B16N
MC68HC705B32
MC68HC705B32

TECHNICAL DATA





2	MODES OF OPERATION AND PIN DESCRIPTIONS
3	MEMORY AND REGISTERS
4	INPUT/OUTPUT PORTS
5	PROGRAMMABLE TIMER
6	SERIAL COMMUNICATIONS INTERFACE
7	PULSE LENGTH D/A CONVERTERS
8	ANALOG TO DIGITAL CONVERTER
9	RESETS AND INTERRUPTS
10	CPU CORE AND INSTRUCTION SET
11	ELECTRICAL SPECIFICATIONS
12	MECHANICAL DATA
13	ORDERING INFORMATION
14	APPENDICES
15	HIGH SPEED OPERATION

INTRODUCTION 1

- 1 INTRODUCTION
- 2 MODES OF OPERATION AND PIN DESCRIPTIONS
- **3** MEMORY AND REGISTERS
- 4. INPUT/OUTPUT PORTS
- **5** PROGRAMMABLE TIMER
- **6** SERIAL COMMUNICATIONS INTERFACE
- 7 PULSE LENGTH D/A CONVERTERS
- **ANALOG TO DIGITAL CONVERTER**
- **9** RESETS AND INTERRUPTS
- 10 CPU CORE AND INSTRUCTION SET
- 1 1 ELECTRICAL SPECIFICATIONS
- 12 MECHANICAL DATA
- ORDERING INFORMATION
- 4 APPENDICES
- 15 HIGH SPEED OPERATION

- Cut along this line to remove -

CUSTOMER FEEDBACK QUESTIONNAIRE (MC68HC05B6/D rev. 4)

Motorola wishes to continue to improve the quality of its documentation. We would welcome your feedback on the publication you have just received. Having used the document, please complete this card (or a photocopy of it, if you prefer).


1.	How would you rate	e the quality of the o	document? Chec	k one box in each categor	ry.		
		Excellent	Poor		Excellent	Poor	
	Organization			Tables			
	Readability		5 5	Table of contents			
	Understandability		5 F	Index	一百百	īī ī	
	Accuracy		5 5	Page size/binding	一百百	T T	
	Illustrations		= =	Overall impression		T T	
	Comments:						
2.	What is your intend	ded use for this docu	ument? If more th	nan one option applies, ple	ease rank them ((1, 2, 3).	
	Selection of device	for new application		Other Please	e specify:		
	System design		\Box				
	Training purposes		☐				
			_				
3.	How well does this	manual enable you	to perform the ta	ask(s) outlined in question	1 2?		
		Completely	Not at all	Comments:			
4.	How easy is it to fir	nd the information y	ou are looking fo	r?			
		Easy	Difficult	Comments:			
5.	Is the level of techn	nical detail in the foll	owing sections s	sufficient to allow you to ur	nderstand how th	ne device functions?	
					Too little detail	Too much de	tail
	SECTION 1 INTRO	ODUCTION					
	SECTION 2 MODI	ES OF OPERATION	AND PIN DESC	CRIPTIONS			
	SECTION 3 MEMO	ORY AND REGISTE	ERS				
	SECTION 4 INPU	T/OUTPUT PORTS					
	SECTION 5 PROC	GRAMMABLE TIME	R				
	SECTION 6 SERIA	AL COMMUNICATION	ONS INTERFACI	E			
	SECTION 7 PULS	E LENGTH D/A CC	NVERTERS				
	SECTION 8 ANAL	OG TO DIGITAL CO	ONVERTER				
	SECTION 9 RESE	TS AND INTERRU	PTS				
	SECTION 10 CPU	CORE AND INSTE	RUCTION SET		<u> </u>		
	SECTION 11 ELE	CTRICAL SPECIFIC	CATIONS				
	SECTION 12 MEC	CHANICAL DATA					
	SECTION 13 ORD	DERING INFORMAT	ION				
	SECTION 14 APP	ENDICES			ōŌ		
	SECTION 15 HIGH	H SPEED OPERAT	ION		ŌŌ	āōō	
Cor	nments:					_ _	
6.	Have you found any	/ errors? If so, pleas	se comment:				
			•				_
7.	From your point of v	view, is anything mis	ssing from the do	ocument? If so, please say	what:		
			-	•			

First fold back along this line

- Cut along this line to remove -

8.	How could we improve this document?	<u> </u>
		1
9.	How would you rate Motorola's documentation?	
	Excellent Poor	1
	- In general	1
	- Against other semiconductor suppliers	1
10.	Which semiconductor manufacturer provides the best technical documentation?	i
11.	Which company (in any field) provides the best technical documentation?	ļ ——
12.	How many years have you worked with microprocessors?	1
	Less than 1 year 1–3 years 3–5 years More than 5 years	1
		i .
	 Second fold back along this line - 	1





REPONSE PAYEE GRANDE-BRETAGNE

Motorola Ltd., Colvilles Road, Kelvin Industrial Estate, EAST KILBRIDE, G75 8BR. GREAT BRITAIN.

F.A.O. Technical Publications Manager (re: MC68HC05B6/D rev. 4)

	MOTOROLA
\bigcirc	Semiconductor Products Sector

		– Third fold back along this line –	1
۱3.	Currently there is some discussion in the sem form. If you have any opinion on this subject,	iconductor industry regarding a move towards providing data sheets please comment.	in electronic
14.	We would be grateful if you would supply the	following information (at your discretion), or attach your card.	1
	Name:	Phone No:	1
	Position:	FAX No:	i
	Department:		1
	Company:		i
	Address:		1
			1

Thank you for helping us improve our documentation, Graham Forbes, Technical Publications Manager, Motorola Ltd., Scotland.

MC68HC05B6

High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit

All Trade Marks recognized. This document contains information on new products. Specifications and information herein are subject to change without notice.

All products are sold on Motorola's Terms & Conditions of Supply. In ordering a product covered by this document the Customer agrees to be bound by those Terms & Conditions and nothing contained in this document constitutes or forms part of a contract (with the exception of the contents of this Notice). A copy of Motorola's Terms & Conditions of Supply is available on request.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use. even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

The Customer should ensure that it has the most up to date version of the document by contacting its local Motorola office. This document supersedes any earlier documentation relating to the products referred to herein. The information contained in this document is current at the date of publication. It may subsequently be updated, revised or withdrawn.

Conventions

Where abbreviations are used in the text, an explanation can be found in the glossary, at the back of this manual. Register and bit mnemonics are defined in the paragraphs describing them.

An overbar is used to designate an active-low signal, eg: RESET.

Unless otherwise stated, shaded cells in a register diagram indicate that the bit is either unused or reserved; 'u' is used to indicate an undefined state (on reset).

Unless otherwise stated, pins labelled "NU" should be tied to V_{SS} in an electrically noisy environment. Pins labelled "NC" can be left floating, since they are not bonded to any part of the device.

TABLE OF CONTENTS

aragrap Iumber	h TITLE	Page Number
	1 INTRODUCTION	
	_	
1.1 1.2	Features	
1.2	Wask options for the Mood roosso	
	2	
	MODES OF OPERATION AND PIN DESCRIPTIONS	3
2.1	Modes of operation	2–1
2.1.1	Single chip mode	
2.2	Serial RAM loader	
2.3	'Jump to any address'	2–4
2.4	Low power modes	
2.4.1	STOP	2–6
2.4.2	WAIT	2–8
2.4.2.	Power consumption during WAIT mode	2–8
2.4.3	SLOW mode	2–9
2.4.3.	Miscellaneous register	2–9
2.5	Pin descriptions	
2.5.1	VDD and VSS	2–10
2.5.2	ĪRQ	2–10
2.5.3	RESET	
2.5.4	TCAP1	
2.5.5	TCAP2	2–11
2.5.6	TCMP1	2–11
2.5.7	TCMP2	
2.5.8	OSC1, OSC2	2–11
2.5.8.	l Crystal	2–11
2.5.8.2	2 Ceramic resonator	2–11
2.5.8.3		
2.5.9	RDI (Receive data in)	
2.5.10	TDO (Transmit data out)	2–13
2.5.11	SCLK	2–13
2.5.12	PLMA	2–13

Paragraph Number	TABLE OF CONTENTS	Page Number
2.5.13 2.5.14 2.5.15 2.5.16 2.5.17 2.5.18	PLMB	.2–13 .2–13 .2–13 .2–13
	MEMORY AND REGISTERS	
3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.5.4 3.5.5 3.6 3.7 3.8	Registers RAM ROM Self-check ROM EEPROM EEPROM control register EEPROM read operation EEPROM erase operation EEPROM programming operation Options register (OPTR) EEPROM during STOP mode EEPROM during WAIT mode Miscellaneous register	3–1 3–1 3–2 3–3 3–3 3–5 3–5 3–6 3–6 3–7
	4 INPUT/OUTPUT PORTS	
4.2 4.3 4.4 4.5 4.5.1 4.5.2 4.5.3 4.5.3.1 4.5.4	Input/output programming	4-2 4-3 4-4 4-4 4-4 4-5 4-5

TABLE OF CONTENTS

5 PROGRAMMABLE TIMER

5.1	Counter	5–1
5.1.1	Counter register and alternate counter register	
5.2	Timer control and status	
5.2.1	Timer control register (TCR)	
5.2.2	Timer status register (TSR)	
5.3	Input capture	
5.3.1	Input capture register 1 (ICR1)	
5.3.2	Input capture register 2 (ICR2)	
5.4	Output compare	
5.4.1	Output compare register 1 (OCR1)	
5.4.2	Output compare register 2 (OCR2)	
5.4.3	Software force compare	
5.5	Pulse Length Modulation (PLM)	
5.5.1	Pulse length modulation registers A and B (PLMA/PLMB)	
5.6	Timer during STOP mode	
5.7	Timer during WAIT mode	
5.8	Timer state diagrams	
	SERIAL COMMUNICATIONS INTERFACE	
6.1	SCI two-wire system features	6–1
	SCI two-wire system features	
6.2		6–3
6.2 6.3	SCI receiver features	6—3 6—3
6.2 6.3 6.4	SCI receiver features SCI transmitter features Functional description Data format	6-3 6-3 6-5
6.1 6.2 6.3 6.4 6.5 6.6	SCI receiver features	6-3 6-3 6-5
6.2 6.3 6.4 6.5	SCI receiver features SCI transmitter features Functional description Data format Receiver wake-up operation Idle line wake-up	6-3 6-3 6-5 6-5 6-6
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2	SCI receiver features SCI transmitter features Functional description Data format Receiver wake-up operation Idle line wake-up Address mark wake-up	6-3 6-3 6-5 6-5 6-6
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7	SCI receiver features SCI transmitter features Functional description Data format Receiver wake-up operation Idle line wake-up Address mark wake-up Receive data in (RDI)	6-3 6-3 6-5 6-5 6-6 6-6
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7 6.8	SCI receiver features SCI transmitter features Functional description Data format Receiver wake-up operation Idle line wake-up Address mark wake-up Receive data in (RDI) Start bit detection	6-3 6-3 6-5 6-5 6-6 6-6
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7 6.8 6.9	SCI receiver features SCI transmitter features Functional description Data format Receiver wake-up operation Idle line wake-up Address mark wake-up Receive data in (RDI) Start bit detection Transmit data out (TDO)	6-3 6-3 6-5 6-5 6-6 6-6 6-6
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7 6.8 6.9 6.10	SCI receiver features SCI transmitter features Functional description Data format Receiver wake-up operation Idle line wake-up Address mark wake-up Receive data in (RDI) Start bit detection Transmit data out (TDO) SCI synchronous transmission	6-3 6-3 6-5 6-5 6-6 6-6 6-6 6-6
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7 6.8 6.9 6.10 6.11	SCI receiver features SCI transmitter features Functional description Data format Receiver wake-up operation Idle line wake-up Address mark wake-up Receive data in (RDI) Start bit detection Transmit data out (TDO) SCI synchronous transmission SCI registers	6-3 6-3 6-5 6-5 6-6 6-6 6-6 6-6
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7 6.8 6.9 6.10 6.11 6.11.1	SCI receiver features SCI transmitter features Functional description Data format Receiver wake-up operation Idle line wake-up Address mark wake-up Receive data in (RDI) Start bit detection Transmit data out (TDO) SCI synchronous transmission SCI registers Serial communications data register (SCDR)	6-3 6-3 6-5 6-5 6-6 6-6 6-6 6-6 6-8 6-10
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7 6.8 6.9 6.10 6.11 6.11.1	SCI receiver features SCI transmitter features Functional description Data format Receiver wake-up operation Idle line wake-up Address mark wake-up Receive data in (RDI) Start bit detection Transmit data out (TDO) SCI synchronous transmission SCI registers Serial communications data register (SCDR) Serial communications control register 1 (SCCR1)	6-3 6-3 6-5 6-5 6-6 6-6 6-6 6-10 6-10
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7 6.8 6.9 6.10 6.11.1 6.11.1 6.11.2	SCI receiver features SCI transmitter features Functional description Data format Receiver wake-up operation Idle line wake-up Address mark wake-up Receive data in (RDI) Start bit detection Transmit data out (TDO) SCI synchronous transmission SCI registers Serial communications data register (SCDR) Serial communications control register 1 (SCCR1) Serial communications control register 2 (SCCR2)	6-3 6-3 6-5 6-5 6-6 6-6 6-6 6-10 6-10
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7 6.8 6.10 6.11 6.11.1 6.11.2 6.11.3	SCI receiver features SCI transmitter features Functional description Data format Receiver wake-up operation Idle line wake-up Address mark wake-up Receive data in (RDI) Start bit detection Transmit data out (TDO) SCI synchronous transmission SCI registers Serial communications data register (SCDR) Serial communications control register 1 (SCCR1) Serial communications status register (SCSR)	6-3 6-3 6-5 6-6 6-6 6-6 6-6 6-10 6-10 6-14
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7 6.8 6.10 6.11.1 6.11.2 6.11.3 6.11.4 6.11.5	SCI receiver features SCI transmitter features Functional description	6-3 6-3 6-3 6-5 6-5 6-6 6-6 6-6 6-10 6-10 6-16
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7 6.8 6.10 6.11.1 6.11.2 6.11.3 6.11.4 6.11.5	SCI receiver features SCI transmitter features Functional description	6-3 6-3 6-5 6-5 6-6 6-6 6-6 6-6 6-10 6-10 6-10 6-10 6-1
6.2 6.3 6.4 6.5 6.6 6.6.1 6.6.2 6.7 6.8 6.10 6.11.1 6.11.2 6.11.3 6.11.4 6.11.5	SCI receiver features SCI transmitter features Functional description	6-3 6-3 6-3 6-5 6-5 6-6 6-6 6-6 6-10 6-10 6-10 6-10 6-10 6-

7 PULSE LENGTH D/A CONVERTERS

7.1	Miscellaneous register	7–3
7.2	PLM clock selection	
7.3	PLM during STOP mode	
7.4	PLM during WAIT mode	
	3	
	_	
	8	
	ANALOG TO DIGITAL CONVERTER	
8.1	A/D converter operation	8–1
8.2	A/D registers	
8.2.1	Port D data register (PORTD)	
8.2.2	A/D result data register (ADDATA)	
8.2.3	A/D status/control register (ADSTAT)	
8.3	A/D converter during STOP mode	
8.4	A/D converter during WAIT mode	
8.5	Port D analog input	
	5 1	
	•	
	9 RESETS AND INTERRUPTS	
	RESETS AND INTERROFTS	
9.1	Resets	9–1
9.1.1	Power-on reset	9–2
9.1.2	Miscellaneous register	9–2
9.1.3	RESET pin	9–3
9.1.4	Computer operating properly (COP) watchdog reset	
9.1.4.		
9.1.4.2		
9.1.5	Functions affected by reset	
9.2	Interrupts	
9.2.1	Interrupt priorities	9–6
9.2.2	Nonmaskable software interrupt (SWI)	9–6
9.2.3	Maskable hardware interrupts	9–7
9.2.3.	1 External interrupt (IRQ)	9–7
9.2.3.2		
9.2.3.3		
9.2.3.4		
9.2.4	Hardware controlled interrupt sequence	
	·	

TABLE OF CONTENTS

10 CPU CORE AND INSTRUCTION SET

10.1	Registers	10–1
10.1.1	Accumulator (A)	
10.1.2	Index register (X)	
10.1.3	Program counter (PC)	
10.1.4	Stack pointer (SP)	
10.1.5	Condition code register (CCR)	10–2
10.2	Instruction set	
10.2.1	Register/memory Instructions	
10.2.2	Branch instructions	
10.2.3	Bit manipulation instructions	
10.2.4	Read/modify/write instructions	
10.2.5	Control instructions	
10.2.6	Tables	
10.2.0	Addressing modes	_
10.3.1	Inherent	
10.3.2	Immediate	
10.3.3	Direct	
10.3.4	Extended	
10.3.5	Indexed, no offset	
10.3.6	Indexed, 8-bit offset	
10.3.7	Indexed, 16-bit offset	
10.3.8	Relative	
10.3.9	Bit set/clear	
10.3.10		
	11	
	ELECTRICAL SPECIFICATIONS	
11.1	Absolute maximum ratings	11–1
11.2	DC electrical characteristics	
11.2.1	I _{DD} trends for 5V operation	11–3
11.2.2	I _{DD} trends for 3.3V operation	
11.3	A/D converter characteristics	11–8
11.4	Control timing	11–10
	40	
	12	
	MECHANICAL DATA	
40.4	MCCOLICOED family min confinuentions	40.4
12.1	MC68HC05B family pin configurations	
12.1.1	52-pin plastic leaded chip carrier (PLCC)	
12.1.2	64-pin quad flat pack (QFP)	12–2

Paragrap Number	h TABLE OF CONTENTS	Page Number
12.1.3 12.2 12.2.1 12.2.2 12.2.3	MC68HC05B6 mechanical dimensions	12–4 12–4 12–5
	13 ORDERING INFORMATION	
13.1 13.2 13.3	EPROMS Verification media ROM verification units (RVU)	13–2
	A MC68HC05B4	
A.1 A.2	Features	
	B MC68HC05B8	
B.1	Features	B–1
	C MC68HC705B5	
C.1 C.2 C.2.1 C.3 C.3.1 C.4 C.5 C.5.1 C.5.2 C.5.3 C.5.4 C.5.5 C.5.4	Features EPROM EPROM programming operation EPROM registers EPROM control register Options register (OPTR) Bootstrap mode Erased EPROM verification EPROM parallel bootstrap load EPROM (RAM) serial bootstrap load and execute RAM parallel bootstrap load and execute Bootstrap loader timing diagrams DC electrical characteristics Control timing	C-5 C-5 C-6 C-6 C-7 C-8 C-11 C-11 C-13 C-14 C-17 C-19

TABLE OF CONTENTS

Page Number

D MC68HC05B16

D.1 D.2 D.3	Features Self-check routines External clock	D–2
	E MC68HC705B16	
E.1 E.2 E.3 E.3.1 E.3.2 E.3.3 E.3.5 E.4 E.4.1 E.4.2 E.4.3 E.4.4 E.5 E.6 E.7 E.8 E.9	Features	E-5 E-5 E-5 E-6 E-8 E-10 . E-13 . E-16 . E-19 . E-20 . E-21 . E-24 . E-24
	F MC68HC705B16N	
F.1 F.2 F.3 F.4 F.4.1 F.4.2 F.4.3 F.4.4 F.4.5 F.5 F.5.1	Features. External clock RESET pin EPROM. EPROM read operation. EPROM/EPROM/ECLK control register Mask option register. EEPROM options register (OPTR). Bootstrap mode Erased EPROM verification	F-5 F-5 F-5 F-6 F-6 F-8 F-9 . F-10

Paragrap Number	h TABLE OF CONTENTS	Page Number
F.5.2 F.5.3 F.5.3.1 F.6 F.7 F.8 F.9 F.10	EPROM/EEPROM parallel bootstrap. Serial RAM loader. Jump to start of RAM (\$0051). Absolute maximum ratings. DC electrical characteristics. A/D converter characteristics. Control timing. EPROM electrical characteristics	F–16 F–16 F–19 F–20 F–22 F–24
	G MC68HC05B32	
G.1 G.2	Features External clock	
	H MC68HC705B32	
H.1 H.2 H.3 H.4 H.4.1 H.4.2 H.4.3 H.4.4 H.4.5 H.5.1 H.5.2 H.5.3 H.5.3 H.6 H.7 H.8 H.9 H.10	Features External clock RESET pin EPROM EPROM read operation EPROM/FEPROM control register Mask option register Options register (OPTR) Bootstrap mode Erased EPROM verification EPROM/EEPROM parallel bootstrap Serial RAM loader 1 Jump to start of RAM (\$0051) Absolute maximum ratings DC electrical characteristics A/D converter characteristics Control timing EPROM electrical characteristics	H–7 H–7 H–8 H–8 H–8 H–11 .H–12 .H–13 .H–16 .H–16 .H–19 .H–22 .H–23 .H–25 .H–27
	I HIGH SPEED OPERATION	
l.1 l.2 l.3	DC electrical characteristics	I–3

LIST OF FIGURES

Figure Number	TITLE	Page Numbe
	···-	
1-1	MC68HC05B6 block diagram	1–3
2-1	MC68HC05B6 'load program in RAM and execute' schematic diagram	2–3
2-2	MC68HC05B6 'jump to any address' schematic diagram	2–5
2-3	STOP and WAIT flowcharts	2–7
2-4	Slow mode divider block diagram	2–9
2-5	Oscillator connections	2–12
3-1	Memory map of the MC68HC05B6	3–2
4-1	Standard I/O port structure	4–2
4-2	ECLK timing diagram	4–3
4-3	Port logic levels	
5-1	16-bit programmable timer block diagram	5–2
5-2	Timer state timing diagram for reset	5–13
5-3	Timer state timing diagram for input capture	5–13
5-4	Timer state timing diagram for output compare	5–14
5-5	Timer state timing diagram for timer overflow	5–14
6-1	Serial communications interface block diagram	6–2
6-2	SCI rate generator division	6–4
6-3	Data format	
6-4	SCI examples of start bit sampling technique	
6-5	SCI sampling technique used on all bits	
6-6	Artificial start following a framing error	
6-7	SCI start bit following a break	
6-8	SCI example of synchronous and asynchronous transmission	
6-9	SCI data clock timing diagram (M=0)	
6-10	SCI data clock timing diagram (M=1)	
7-1	PLM system block diagram	
7-2	PLM output waveform examples	
7-3	PLM clock selection	
8-1	A/D converter block diagram	
8-2	Electrical model of an A/D input pin	8–6
9-1	Reset timing diagram	
9-2	Watchdog system block diagram	9–3
9-3	Interrupt flow chart	9–8

Figure Number	TITLE	Page Number
10-1	Programming model	10–1
10-2	Stacking order	10–1
11-1	Run I _{DD} vs internal operating frequency (4.5 V, 5.5 V)	11–3
11-2	Run I _{DD} (SM = 1) vs internal operating frequency (4.5 V, 5.5 V)	11–3
11-3	Wait I _{DD} vs internal operating frequency (4.5 V, 5.5 V)	11–3
11-4	Wait I _{DD} (SM = 1) vs internal operating frequency (4.5 V, 5.5 V)	11–4
11-5	Increase in I _{DD} vs frequency for A/D, SCI systems active, VDD = 5.5V	11–4
11-6	I _{DD} vs mode vs internal operating frequency, V _{DD} = 5.5 V	11–4
11-7	Run I _{DD} vs internal operating frequency (3 V, 3.6 V)	11–6
11-8	Run I _{DD} (SM = 1) vs internal operating frequency (3V,3.6V)	
11-9	Wait I _{DD} vs internal operating frequency (3 V, 3.6 V)	11–6
11-10	Wait I _{DD} (SM = 1) vs internal operating frequency (3V, 3.6V)	11–7
11-11	Increase in I_{DD} vs frequency for A/D, SCI systems active, $V_{DD} = 3.6 V$	11–7
11-12	I _{DD} vs mode vs internal operating frequency, V _{DD} = 3.6V	11–7
11-13	Timer relationship	11–12
12-1	52-pin PLCC pinout for the MC68HC05B6	12–1
12-2	64-pin QFP pinout for the MC68HC05B6	12–2
12-3	56-pin SDIP pinout for the MC68HC05B6	12–3
12-4	52-pin PLCC mechanical dimensions	12–4
12-5	64-pin QFP mechanical dimensions	12–5
12-6	56-pin SDIP mechanical dimensions	12–6
A-1	MC68HC05B4 block diagram	A–2
A-2	Memory map of the MC68HC05B4	A–3
A-3	MC68HC05B4 self-check schematic diagram	A–7
B-1	MC68HC05B8 block diagram	B–2
B-2	Memory map of the MC68HC05B8	B–3
C-1	MC68HC705B5 block diagram	C–2
C-2	Memory map of the MC68HC705B5	C–3
C-3	Modes of operation flow chart (1 of 2)	C–9
C-4	Modes of operation flow chart (2 of 2)	C–10
C-5	Timing diagram with handshake	C–11
C-6	EPROM(RAM) parallel bootstrap schematic diagram	C–12
C-7	EPROM (RAM) serial bootstrap schematic diagram	C–15
C-8	RAM parallel bootstrap schematic diagram	C–16
C-9	EPROM parallel bootstrap loader timing diagram	C–17
C-10	RAM parallel loader timing diagram	C–18
D-1	MC68HC05B16 block diagram	D–3
D-2	Oscillator connections	D–4
D-3	Memory map of the MC68HC05B16	D–5
E-1	MC68HC705B16 block diagram	E–2
E-2	Memory map of the MC68HC705B16	E–3
E-3	Modes of operation flow chart (1 of 2)	F–11

Figure Number	TITLE	Page Numbe
F-4	Modes of operation flow chart (2 of 2)	F_12
E-5	Timing diagram with handshake	
E-6	Parallel EPROM loader timing diagram	
E-7	EPROM Parallel bootstrap schematic diagram	
E-8	RAM/EPROM/EEPROM serial bootstrap schematic diagram	
E-9	Parallel RAM loader timing diagram	
E-10	RAM parallel bootstrap schematic diagram	
E-11	Timer relationship	
F-1	MC68HC705B16N block diagram	
F-2	Memory map of the MC68HC705B16N	
F-3	Modes of operation flow chart (1 of 2)	
F-4	Modes of operation flow chart (2 of 2)	
F-5	Timing diagram with handshake	
F-6	Parallel EPROM loader timing diagram	
F-7	EPROM parallel bootstrap schematic diagram	F–15
F-8	RAM load and execute schematic diagram	F–17
F-9	Parallel RAM loader timing diagram	F–18
F-10	Timer relationship	F–26
G-1	MC68HC05B32 block diagram	G–2
G-2	Memory map of the MC68HC05B32	G–3
H-1	MC68HC705B32 block diagram	H–4
H-2	Memory map of the MC68HC705B32	H–5
H-3	Modes of operation flow chart (1 of 2)	H–14
H-4	Modes of operation flow chart (2 of 2)	H–15
H-5	Timing diagram with handshake	H–17
H-6	Parallel EPROM loader timing diagram	H–17
H-7	EPROM parallel bootstrap schematic diagram	H–18
H-8	RAM load and execute schematic diagram	H–20
H-9	Parallel RAM loader timing diagram	H–21
H-10	Timer relationship	H–29
I-1	Timer relationship	I–5

THIS PAGE LEFT BLANK INTENTIONALLY

LIST OF TABLES

Table		Page
Number	TITLE	Number
1-1	Data sheet appendices	1–1
2-1	Mode of operation selection	
3-1	EEPROM control bits description	3–4
3-2	Register outline	3–8
3-3	IRQ sensitivity	3–9
4-1	I/O pin states	4–2
6-1	Method of receiver wake-up	6–11
6-2	SCI clock on SCLK pin	6–13
6-3	First prescaler stage	6–18
6-4	Second prescaler stage (transmitter)	6–18
6-5	Second prescaler stage (receiver)	6–19
6-6	SCI baud rate selection	6–20
8-1	A/D clock selection	8–4
8-2	A/D channel assignment	
9-1	Effect of RESET, POR, STOP and WAIT	9–5
9-2	Interrupt priorities	9–7
9-3	IRQ sensitivity	9–9
10-1	MUL instruction	10–5
10-2	Register/memory instructions	
10-3	Branch instructions	
10-4	Bit manipulation instructions	
10-5	Read/modify/write instructions	
10-6	Control instructions	
10-7	Instruction set (1 of 2)	
10-8	Instruction set (2 of 2)	10–9
10-9	M68HC05 opcode map	
11-1	Absolute maximum ratings	
11-2	DC electrical characteristics for 5V operation	
11-3	DC electrical characteristics for 3.3V operation	
11-4	A/D characteristics for 5V operation	
11-5	A/D characteristics for 3.3V operation	
11-6	Control timing for 5V operation	
11-7	Control timing for 3.3V operation	11–11

Table		Page
Number	TITLE	Number
13-1	MC order numbers	13–1
13-2	EPROMs for pattern generation	13–2
A-1	Mode of operation selection	
A-2	Register outline	
A-3	MC68HC05B4 self-check results	A–6
B-1	Register outline	B–4
C-1	Register outline	C–4
C-2	Mode of operation selection	C–8
C-3	Bootstrap vector targets in RAM	C–14
C-4	Additional DC electrical characteristics for MC68HC705B5	C–19
C-5	Additional control timing for MC68HC705B5	C–19
D-1	Mode of operation selection	D–2
D-2	Register outline	
E-1	Register outline	E–4
E-2	EPROM control bits description	E–6
E-3	EEPROM control bits description	
E-4	Mode of operation selection	
E-5	Bootstrap vector targets in RAM	E–18
E-6	Absolute maximum ratings	E–21
E-7	DC electrical characteristics for 5V operation	E–22
E-8	DC electrical characteristics for 3.3V operation	E-23
E-9	A/D characteristics for 5V operation	E–24
E-10	A/D characteristics for 3.3V operation	E–25
E-11	Control timing for 5V operation	E–26
E-12	Control timing for 3.3V operation	E–27
E-13	DC electrical characteristics for 5V operation	E–28
E-14	Control timing for 5V operation	E–28
E-15	Control timing for 3.3V operation	E–28
F-1	Register outline	F–4
F-2	EPROM control bits description	F–7
F-3	EEPROM control bits description	F–8
F-4	Mode of operation selection	F–10
F-5	Bootstrap vector targets in RAM	F–16
F-6	Absolute maximum ratings	F–19
F-7	DC electrical characteristics for 5V operation	F–20
F-8	DC electrical characteristics for 3.3V operation	F–21
F-9	A/D characteristics for 5V operation	F–22
F-10	A/D characteristics for 3.3V operation	F-23
F-11	Control timing for 5V operation	F–24
F-12	Control timing for 3.3V operation	F–25
F-13	DC electrical characteristics for 5V operation	F–26
F-14	Control timing for 5V operation	F–26

Table Number	TITLE	Page Number
T	***************************************	rambo
F-15	Control timing for 3.3V operation	F–26
G-1	Register outline	G–4
H-1	Register outline	H–6
H-2	EPROM control bits description	H–9
H-3	EEPROM control bits description	H–10
H-4	Mode of operation selection	H–13
H-5	Bootstrap vector targets in RAM	H–19
H-6	Absolute Maximum ratings	H–22
H-7	DC electrical characteristics for 5V operation	H–23
H-8	DC electrical characteristics for 3.3V operation	H–24
H-9	A/D characteristics for 5V operation	H–25
H-10	A/D characteristics for 3.3V operation	H–26
H-11	Control timing for 5V operation	H–27
H-12	Control timing for operation at 3.3V	H–28
H-13	DC electrical characteristics for 5V operation	H–29
H-14	Control timing for 5V operation	H–29
H-15	Control timing for 3.3V operation	H–29
I-1	Ordering information	I–1
I-2	DC electrical characteristics for 5V operation	l–2
I-3	A/D characteristics for 5V operation	I–3

THIS PAGE LEFT BLANK INTENTIONALLY

1 INTRODUCTION

The MC68HC05B6 microcomputer (MCU) is a member of Motorola's MC68HC05 family of low-cost single chip microcomputers. This 8-bit MCU contains an on-chip oscillator, CPU, RAM, ROM, EEPROM, A/D converter, pulse length modulated outputs, I/O, serial communications interface, programmable timer system and watchdog. The fully static design allows operation at frequencies down to dc to further reduce the already low power consumption to a few micro-amps.

This data sheet is structured such that devices similar to the MC68HC05B6 are described in a set of appendices (see Table 1-1).

Table 1-1 Data sheet appendices

Device	Appendix	Differences from MC68HC05B6		
MC68HC05B4	A	4K bytes ROM; no EEPROM		
MC68HC05B8	В	7.25K bytes ROM		
MC68HC705B5	С	6K bytes EPROM; self-check replaced by bootstrap firmware; no EEPROM		
MC68HC05B16	D	16K bytes ROM; increased RAM and self-check ROM		
MC68HC705B16 E 3		16K bytes EPROM; increased RAM; self-check replaced by bootstrap firmware; modified power-on reset routine		
MC68HC705B16N	F	16K bytes EPROM; increased RAM; self-check replaced by bootstrap firmware; modified power-on reset routine		
MC68HC05B32	G	32K bytes ROM; no page zero ROM; increased RAM		
		32K bytes EPROM; no page zero ROM; increased RAM; self-check mode replaced by bootstrap firmware		

1.1 Features

Hardware features

- Fully static design featuring the industry standard M68HC05 family CPU core
- On chip crystal oscillator with divide by 2 or a software selectable divide by 32 option (SLOW mode)
- 2.1 MHz internal operating frequency at 5V; 1.0 MHz at 3V
- High speed version available
- 176 bytes of RAM
- 5936 bytes of user ROM plus 14 bytes of user vectors
- 256 bytes of byte erasable EEPROM with internal charge pump and security bit
- Write/erase protect bit for 224 of the 256 bytes EEPROM
- Self test/bootstrap mode
- Power saving STOP, WAIT and SLOW modes
- Three 8-bit parallel I/O ports and one 8-bit input-only port
- Software option available to output the internal E-clock to port pin PC2
- 16-bit timer with 2 input captures and 2 output compares
- Computer operating properly (COP) watchdog timer
- Serial communications interface system (SCI) with independent transmitter/receiver baud rate selection; receiver wake-up function for use in multi-receiver systems
- 8 channel A/D converter
- 2 pulse length modulation systems which can be used as D/A converters
- One interrupt request input plus 4 on-board hardware interrupt sources
- Available in 52-pin plastic leaded chip carrier (PLCC), 64-pin quad flat pack (QFP) and 56-pin shrink dual in line (SDIP) packages
- Complete development system support available using the MMDS05 development station with the M68HC05B32EM emulation module
- Extended operating temperature range of -40 to +125 °C

1.2 Mask options for the MC68HC05B6

The MC68HC05B6 has three mask options that are programmed during manufacture and must be specified on the order form.

- Power-on-reset delay (t_{PORI}) = 16 or 4064 cycles
- · Automatic watchdog enable/disable following a power-on or external reset
- · Watchdog enable/disable during WAIT mode

Warning: It is recommended that an external clock is always used if t_{PORL} is set to 16 cycles. This will prevent any problems arising with oscillator stability when the device is put into STOP mode.




Figure 1-1 MC68HC05B6 block diagram

THIS PAGE LEFT BLANK INTENTIONALLY

2 MODES OF OPERATION AND PIN DESCRIPTIONS

2.1 Modes of operation

The MC68HC05B6 MCU has two modes of operation, namely single chip and self check modes. Table 2-1 shows the conditions required to enter each mode on the rising edge of RESET.

Table 2-1 Mode of operation selection

IRQ pin	TCAP1 pin	PD3	PD4	Mode
V_{SS} to V_{DD}	V_{SS} to V_{DD}	Х	Χ	Single chip
2V _{DD}	V_{DD}	1	0	Serial RAM loader
2V _{DD}	V_{DD}	1	1	Jump to any address

2.1.1 Single chip mode

This is the normal operating mode of the MC68HC05B6. In this mode the device functions as a self-contained microcomputer (MCU) with all on-board peripherals, including the three 8-bit I/O ports and the 8-bit input-only port, available to the user. All address and data activity occurs within the MCU.

2.2 Serial RAM loader

The 'load program in RAM and execute' mode is entered if the following conditions are satisfied when the reset pin is released to V_{DD} . The format used is identical to the format used for the MC68HC805C4. The SEC bit in the options register must be inactive, i.e. set to '1'.

- IRQ at 2xV_{DD}
- TCAP1 at V_{DD}
- PD3 at V_{DD} for at least 30 machine cycles after reset
- PD4 at V_{SS} for at least 30 machine cycles after reset

In the 'load program in RAM and execute' routine, user programs are loaded into MCU RAM via the SCI port and then executed. Data is loaded sequentially, starting at RAM location \$0050, until the last byte is loaded. Program control is then transferred to the RAM program starting at location \$0051. The first byte loaded is the count of the total number of bytes in the program plus the count byte. The program starts at the second byte in RAM. During the firmware initialization stage, the SCI is configured for the NRZ data format (idle line, start bit, eight data bits and stop bit). The baud rate is 9600 with a 4 MHz crystal. A program to convert ASCII S-records to the format required by the RAM loader is available from Motorola.

If immediate execution is not desired after loading the RAM program, it is possible to hold off execution. This is accomplished by setting the byte count to a value that is greater than the overall length of the loaded data. When the last byte is loaded, the firmware will halt operation expecting additional data to arrive. At this point, the reset switch is placed in the reset position which will reset the MCU, but keep the RAM program intact. All routines can now be entered from this state, including the one which will execute the program in RAM (see Section 2.3).

To load a program in the EEPROM, the 'load program in RAM and execute' function is also used. In this instance the process involves two distinct steps. Firstly, the RAM is loaded with a program which will control the loading of the EEPROM, and when the RAM contents are executed, the MCU is instructed to load the EEPROM.

The erased state of the EEPROM is \$FF.

Figure 2-1 shows the schematic diagram of the circuit required for the serial RAM loader.




Figure 2-1 MC68HC05B6 'load program in RAM and execute' schematic diagram


2.3 'Jump to any address'

The 'jump to any address' mode is entered when the reset pin is released to V_{DD}, if the following conditions are satisfied:

- IRQ at 2xV_{DD}
- TCAP1 at V_{DD}
- PD3 at V_{DD} for at least 30 machine cycles after reset
- PD4 at V_{DD} for at least 30 machine cycles after reset

This function allows execution of programs previously loaded in RAM or EEPROM using the methods outlined in Section 2.2.

To execute the 'jump to any address' function, data input at port A has to be \$CC and data input at port B and port C should represent the MSB and LSB respectively, of the address to jump to for execution of the user program. A schematic diagram of the circuit required is shown in Figure 2-2.



Note:

These eight resistors are optional; direct connection is possible if pins PAO-PA7, PBO-PB7 and PCO-PC7 are kept in input mode during application.

Figure 2-2 MC68HC05B6 'jump to any address' schematic diagram

2.4 Low power modes

The STOP and WAIT instructions have different effects on the programmable timer, the serial communications interface, the watchdog system, the EEPROM and the A/D converter. These different effects are described in the following sections.

2.4.1 STOP

The STOP instruction places the MCU in its lowest power consumption mode. In STOP mode, the internal oscillator is turned off, halting all internal processing including timer, serial communications interface and the A/D converter (see flowchart in Figure 2-3). The only way for the MCU to wake-up from the STOP mode is by receipt of an external interrupt or by the detection of a reset (logic low on RESET pin or a power-on reset).

During STOP mode, the I-bit in the CCR is cleared to enable external interrupts (see Section 10.1.5). The SM bit is cleared to allow nominal speed operation for the 4064 cycles count while exiting STOP mode (see Section 2.4.3).

All other registers and memory remain unaltered and all input/output lines remain unchanged. This continues until an external interrupt (\overline{IRQ}) or reset is sensed, at which time the internal oscillator is turned on. The external interrupt or reset causes the program counter to vector to the corresponding locations (\$1FFA, B and \$1FFE, F respectively).

When leaving STOP mode, a t_{PORL} internal cycles delay is provided to give the oscillator time to stabilise before releasing CPU operation. This delay is selectable via a mask option to be either 16 or 4064 cycles. The CPU will resume operation by servicing the interrupt that wakes it up, or by fetching the reset vector, if reset wakes it up.

Warning: If t_{PORL} is selected to be 16 cycles, it is recommended that an external clock signal is used to avoid problems with oscillator stability while the device is in STOP mode.

Note: The stacking corresponding to an eventual interrupt to go out of STOP mode will only be executed when going out of STOP mode.

The following list summarizes the effect of STOP mode on the individual modules of the MC68HC05B6.

- The watchdog timer is reset; refer to Section 9.1.4.1
- The EEPROM acts as read-only memory (ROM); refer to Section 3.6
- All SCI activity stopped; refer to Section 6.13
- The timer stops counting; refer to Section 5.6
- The PLM outputs remain at current level; refer to Section 7.3
- The A/D converter is disabled; refer to Section 8.3
- The I-bit in the CCR is cleared




Figure 2-3 STOP and WAIT flowcharts

2.4.2 WAIT

The WAIT instruction places the MCU in a low power consumption mode, but WAIT mode consumes more power than STOP mode. All CPU action is suspended and the watchdog is disabled, but the timer, A/D and SCI systems remain active and operate as normal (see flowchart in Figure 2-3). All other memory and registers remain unaltered and all parallel input/output lines remain unchanged. The programming or erase mechanism of the EEPROM is also unaffected, as well as the charge pump high voltage generator.

During WAIT mode the I-bit in the CCR is cleared to enable all interrupts. The INTE bit in the miscellaneous register (Section 2.5) is not affected by WAIT mode. When any interrupt or reset is sensed, the program counter vectors to the locations containing the start address of the interrupt or reset service routine.

Any IRQ, timer (overflow, input capture or output compare) or SCI interrupt (in addition to a logic low on the RESET pin) causes the processor to exit WAIT mode.

If a non-reset exit from WAIT mode is performed (i.e. timer overflow interrupt exit), the state of the remaining systems will be unchanged.

If a reset exit from WAIT mode is performed the entire system reverts to the disabled reset state.

Note: The stacking corresponding to an eventual interrupt to leave WAIT mode will only be executed when leaving WAIT mode.

The following list summarizes the effect of WAIT mode on the modules of the MC68HC05B6.

- The watchdog timer functions according to the mask option selected; refer to Section 9.1.4.2
- The EEPROM is not affected; refer to Section 3.7
- The SCI is not affected; refer to Section 6.14
- The timer is not affected; refer to Section 5.7
- The PLM is not affected; refer to Section 7.4
- The A/D converter is not affected; refer to Section 8.4
- The I-bit in the CCR is cleared

2.4.2.1 Power consumption during WAIT mode

Power consumption during WAIT mode depends on how many systems are active. The power consumption will be highest when all the systems (A/D, timer, EEPROM and SCI) are active, and lowest when the EEPROM erase and programming mechanism, SCI and A/D are disabled. The timer cannot be disabled in WAIT mode. It is important that before entering WAIT mode, the programmer sets the relevant control bits for the individual modules to reflect the desired functionality during WAIT mode.

Power consumption may be further reduced by the use of SLOW mode.

2.4.3 SLOW mode

The SLOW mode function is controlled by the SM bit in the miscellaneous register at location \$000C. It allows the user to insert, under software control, an extra divide-by-16 between the oscillator and the internal clock driver (see Figure 2-4). This feature permits a slow down of all the internal operations and thus reduces power consumption. The SLOW mode function should not be enabled while using the A/D converter or while erasing/programming the EEPROM unless the internal A/D RC oscillator is turned on.




Figure 2-4 Slow mode divider block diagram

2.4.3.1 Miscellaneous register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Miscellaneous	\$000C	POR	INTP	INTN	INTE	SFA	SFB	SM	WDOG	?001 000?	

SM — Slow mode

- 1 (set) The system runs at a bus speed 16 times lower than normal (f_{OSC}/32). SLOW mode affects all sections of the device, including SCI, A/D and timer.
- 0 (clear) The system runs at normal bus speed (f_{OSC}/2).

The SM bit is cleared by external or power-on reset. The SM bit is automatically cleared when entering STOP mode.

Note: The bits shown shaded in the above representation are explained individually in the relevant sections of this manual. The complete register plus an explanation of each bit can be found in Section 3.8.

2.5 Pin descriptions

2.5.1 VDD and VSS

Power is supplied to the microcontroller using these two pins. VDD is the positive supply and VSS is ground.

It is in the nature of CMOS designs that very fast signal transitions occur on the MCU pins. These short rise and fall times place very high short-duration current demands on the power supply. To prevent noise problems, special care must be taken to provide good power supply by-passing at the MCU. By-pass capacitors should have good high-frequency characteristics and be as close to the MCU as possible. Bypassing requirements vary, depending on how heavily the MCU pins are loaded.

2.5.2 **IRQ**

This is an input-only pin for external interrupt sources. Interrupt triggering is selected using the INTP and INTN bits in the miscellaneous register, to be one of four options detailed in Table 9-3. In addition, the external interrupt facility ($\overline{\text{IRQ}}$) can be disabled using the INTE bit in the miscellaneous register (see Section 3.8). It is only possible to change the interrupt option bits in the miscellaneous register while the I-bit is set. Selecting a different interrupt option will automatically clear any pending interrupts. Further details of the external interrupt procedure can be found in Section 9.2.3.1.

The IRQ pin contains an internal Schmitt trigger as part of its input to improve noise immunity.

2.5.3 **RESET**

This active low I/O pin is used to reset the MCU. Applying a logic zero to this pin forces the device to a known start-up state. An external RC-circuit can be connected to this pin to generate a power-on-reset (POR) if required. In this case, the time constant must be great enough to allow the oscillator circuit to stabilize. This input has an internal Schmitt trigger to improve noise immunity. When a reset condition occurs internally, i.e. from the COP watchdog, the RESET pin provides an active-low open drain output signal that may be used to reset external hardware.

2.5.4 TCAP1

The TCAP1 input controls the input capture 1 function of the on-chip programmable timer system.

2.5.5 TCAP2

The TCAP2 input controls the input capture 2 function of the on-chip programmable timer system.

2.5.6 TCMP1

The TCMP1 pin is the output of the output compare 1 function of the timer system.

2.5.7 TCMP2

The TCMP2 pin is the output of the output compare 2 function of the timer system.

2.5.8 OSC1, OSC2

These pins provide control input for an on-chip oscillator circuit. A crystal, ceramic resonator or external clock signal connected to these pins supplies the oscillator clock. The oscillator frequency (f_{OSC}) is divided by two to give the internal bus frequency (f_{OP}). There is also a software option which introduces an additional divide by 16 into the oscillator clock, giving an internal bus frequency of $f_{OSC}/32$.

2.5.8.1 Crystal


The circuit shown in Figure 2-5(a) is recommended when using either a crystal or a ceramic resonator. Figure 2-5(d) lists the recommended capacitance and feedback resistance values. The internal oscillator is designed to interface with an AT-cut parallel-resonant quartz crystal resonator in the frequency range specified for f_{OSC} (see Section 11.4). Use of an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and associated components should be mounted as close as possible to the input pins to minimise output distortion and start-up stabilisation time. The manufacturer of the particular crystal being considered should be consulted for specific information.

2.5.8.2 Ceramic resonator

A ceramic resonator may be used instead of a crystal in cost sensitive applications. The circuit shown in Figure 2-5(a) is recommended when using either a crystal or a ceramic resonator. Figure 2-5(d) lists the recommended capacitance and feedback resistance values. The manufacturer of the particular ceramic resonator being considered should be consulted for specific information.

2.5.8.3 External clock

An external clock should be applied to the OSC1 input, with the OSC2 pin left unconnected, as shown in Figure 2-5(c). The t_{OXOV} or t_{ILCH} specifications (see Section 11.4) do not apply when using an external clock input. The equivalent specification of the external clock source should be used in lieu of t_{OXOV} or t_{ILCH} .



	Crystal											
	2MHz	4MHz	Unit									
R _S (max)	400	75	Ω									
C ₀	5	7	pF									
C ₁	8	12	fF									
C _{OSC1}	15 – 40	15 – 30	pF									
C _{OSC2}	15 – 30	15 – 25	pF									
R _P	10	10	MΩ									
Q	30 000	40 000	_									

Ceramic resonator

 $\begin{array}{c|cccc} C_0 & 40 & pF \\ \hline C_1 & 4.3 & pF \\ \hline C_{OSC1} & 30 & pF \\ \hline C_{OSC2} & 30 & pF \\ \hline R_P & 1-10 & M\Omega \\ \hline Q & 1250 & - \\ \hline \end{array}$

(d) Typical crystal and ceramic resonator parameters

Figure 2-5 Oscillator connections

2.5.9 RDI (Receive data in)

The RDI pin is the input pin of the SCI receiver.

2.5.10 TDO (Transmit data out)

The TDO pin is the output pin of the SCI transmitter.

2.5.11 SCLK

The SCLK pin is the clock output pin of the SCI transmitter.

2.5.12 PLMA

The PLMA pin is the output of pulse length modulation converter A.

2.5.13 PLMB

The PLMB pin is the output of pulse length modulation converter B.

2.5.14 VPP1

The VPP1 pin is the output of the charge pump for the EEPROM1 array.

2.5.15 VRH

The VRH pin is the positive reference voltage for the A/D converter.

2.5.16 VRL

The VRL pin is the negative reference voltage for the A/D converter.

2.5.17 PA0 – PA7/PB0 – PB7/PC0 – PC7

These 24 I/O lines comprise ports A, B and C. The state of any pin is software programmable, and all the pins are configured as inputs during power-on or reset.

Under software control the PC2 pin can output the internal E-clock (see Section 4.2).

2.5.18 PD0/AN0-PD7/AN7

This 8-bit input only port (D) shares its pins with the A/D converter. When enabled, the A/D converter uses pins PD0/AN0 – PD7/AN7 as its analog inputs. On reset, the A/D converter is disabled which forces the port D pins to be input only port pins (see Section 8.5).

THIS PAGE LEFT BLANK INTENTIONALLY

3 MEMORY AND REGISTERS

The MC68HC05B6 MCU is capable of addressing 8192 bytes of memory and registers with its program counter. The memory map includes 5950 bytes of User ROM (including User vectors), 432 bytes of self check ROM, 176 bytes of RAM and 256 bytes of EEPROM.

3.1 Registers

All the I/O, control and status registers of the MC68HC05B6 are contained within the first 32-byte block of the memory map, as shown in Figure 3-1. The miscellaneous register is shown in Section 3.8 as this register contains bits which are relevant to several modules.

3.2 RAM

The user RAM comprises 176 bytes of memory, from \$0050 to \$00FF. This is shared with a 64 byte stack area. The stack begins at \$00FF and may extend down to \$00C0.

Note: Using the stack area for data storage or temporary work locations requires care to prevent the data from being overwritten due to stacking from an interrupt or subroutine call.

3.3 ROM

The User ROM consists of 5950 bytes of ROM mapped as follows:

- 48 bytes of page zero ROM from \$0020 to \$004F
- 5888 bytes of User ROM from \$0800 to \$1EFF
- 14 bytes of User vectors from \$1FF2 to \$1FFF

3.4 Self-check ROM

There are two areas of self-check ROM (ROMI and ROMII) located from \$0200 to \$02BF (192 bytes) and \$1F00 to \$1FEF (240 bytes) respectively.




Figure 3-1 Memory map of the MC68HC05B6

3.5 EEPROM

The user EEPROM consists of 256 bytes of memory located from address \$0100 to \$01FF. 255 bytes are general purpose and 1 byte is used by the option register. The non-volatile EEPROM is byte erasable.

An internal charge pump provides the EEPROM voltage (V_{PP1}), which removes the need to supply a high voltage for erase and programming functions. The charge pump is a capacitor/diode ladder network which will give a very high impedance output of around 20-30 M Ω . The voltage of the charge pump is visible at the VPP1 pin. During normal operation of the device, where programming/erasing of the EEPROM array will occur, VPP1 should never be connected to either VDD or VSS as this could prevent the charge pump reaching the necessary programming voltage. Where it is considered dangerous to leave VPP1 unconnected for reasons of excessive noise in a system, it may be tied to V_{DD} ; this will protect the EEPROM data but will also increase power consumption, and therefore it is recommended that the protect bit function is used for regular protection of EEPROM data (see Section 3.5.5).

In order to achieve a higher degree of security for stored data, there is no capability for bulk or row erase operations.

The EEPROM control register (\$0007) provides control of the EEPROM programming and erase operations.

Warning: The VPP1 pin should never be connected to VSS, as this could cause permanent damage to the device.

3.5.1 **EEPROM** control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
EEPROM/ECLK control	\$0007	0	0	0	0	ECLK E	1ERA E	ILAT E1	PGM 00	0000 000

ECLK

See Section 4.3 for a description of this bit.

E1ERA — EEPROM erase/programming bit

Providing the E1LAT and E1PGM bits are at logic one, this bit indicates whether the access to the EEPROM is for erasing or programming purposes.

1 (set) - An erase operation will take place.

0 (clear) - A programming operation will take place.

Once the program/erase EEPROM address has been selected, E1ERA cannot be changed.

E1LAT — EEPROM programming latch enable bit

- 1 (set) Address and data can be latched into the EEPROM for further program or erase operations, providing the E1PGM bit is cleared.
- 0 (clear) Data can be read from the EEPROM. The E1ERA bit and the E1PGM bit are reset to zero when E1LAT is '0'.

STOP, power-on and external reset clear the E1LAT bit.

Note: After the t_{ERA1} erase time or t_{PROG1} programming time, the E1LAT bit has to be reset to zero in order to clear the E1ERA bit and the E1PGM bit.

E1PGM — EEPROM charge pump enable/disable

1 (set) – Internal charge pump generator switched on.

0 (clear) - Internal charge pump generator switched off.

When the charge pump generator is on, the resulting high voltage is applied to the EEPROM array. This bit cannot be set before the data is selected, and once this bit has been set it can only be cleared by clearing the E1LAT bit.

A summary of the effects of setting/clearing bits 0, 1 and 2 of the control register are give in Table 3-1.

 E1ERA
 E1LAT
 E1PGM
 Description

 0
 0
 0
 Read condition

 0
 1
 0
 Ready to load address/data for program/erase

 0
 1
 1
 Byte programming in progress

 1
 1
 0
 Ready for byte erase (load address)

 1
 1
 1
 Byte erase in progress

 Table 3-1
 EEPROM control bits description

Note: All combinations are not shown in the above table, since the E1PGM and E1ERA bits are cleared when the E1LAT bit is at zero, and will result in a read condition.

3.5.2 **EEPROM** read operation

To be able to read from EEPROM, the E1LAT bit has to be at logic zero, as shown in Table 3-1. While this bit is at logic zero, the E1PGM bit and the E1ERA bit are permanently reset to zero and the 256 bytes of EEPROM may be read as if it were a normal ROM area. The internal charge pump generator is automatically switched off since the E1PGM bit is reset.

If a read operation is executed while the E1LAT bit is set (erase or programming sequence), data resulting from the operation will be \$FF.

Note: When not performing any programming or erase operation, it is recommended that EEPROM should remain in the read mode (E1LAT = 0)

3.5.3 **EEPROM** erase operation

To erase the contents of a byte of the EEPROM, the following steps should be taken:

- 1 Set the E1LAT bit.
- 1) Set the E1ERA bit (1& 2 may be done simultaneously with the same instruction).
- 2) Write address/data to the EEPROM address to be erased.
- 3) Set the E1PGM bit.
- 4) Wait for a time t_{FRA1}.
- 5) Reset the E1LAT bit (to logic zero).

While an erase operation is being performed, any access of the EEPROM array will not be successful.

The erased state of the EEPROM is \$FF and the programmed state is \$00.

Note: Data written to the address to be erased is not used, therefore its value is not significant.

If a second word is to be erased, it is important that the E1LAT bit be reset before restarting the erasing sequence otherwise any write to a new address will have no effect. This condition provides a higher degree of security for the stored data.

User programs must be running from the RAM or ROM as the EEPROM will have its address and data buses latched.

3.5.4 EEPROM programming operation

To program a byte of EEPROM, the following steps should be taken:

- 1 Set the E1LAT bit.
- 2 Write address/data to the EEPROM address to be programmed.
- 3 Set the E1PGM bit.
- 4 Wait for time t_{PROG1}.
- 5 Reset the E1LAT bit (to logic zero).

While a programming operation is being performed, any access of the EEPROM array will not be successful.

Warning: To program a byte correctly, it has to have been previously erased. It is advised that this is done only for 0→1 transitions, as this saves excessive overwriting of EEPROM.

If a second word is to be programmed, it is important that the E1LAT bit be reset before restarting the programming sequence otherwise any write to a new address will have no effect. This condition provides a higher degree of security for the stored data.

User programs must be running from the RAM or ROM as the EEPROM will have its address and data buses latched.

Note:

224 bytes of EEPROM (address \$0120 to \$01FF) can be program and erase protected under the control of bit 1 of the OPTR register detailed in Section 3.5.5.

3.5.5 Options register (OPTR)

This register (OPTR), located at \$0100, contains the secure and protect functions for the EEPROM and allows the user to select options in a non-volatile manner. The contents of the OPTR register are loaded into data latches with each power-on or external reset.

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Options (OPTR) (1)	\$0100							EE1P	SEC	Not affected

(1) This register is implemented in EEPROM; therefore reset has no effect on the individual bits.

EE1P – EEPROM protect bit

In order to achieve a higher degree of protection, the EEPROM is effectively split into two parts, both working from the VPP1 charge pump. Part 1 of the EEPROM array (32 bytes from \$0100 to \$011F) cannot be protected; part 2 (224 bytes from \$0120 to \$01FF) is protected by the EE1P bit of the options register.

- 1 (set) Part 2 of the EEPROM array is not protected; all 256 bytes of EEPROM can be accessed for any read, erase or programming operations
- 0 (clear) Part 2 of the EEPROM array is protected; any attempt to erase or program a location will be unsuccessful

When this bit is set to 1 (erased), the protection will remain until the next power-on or external reset. EE1P can only be written to '0' when the ELAT bit in the EEPROM control register is set.

SEC - Security bit

This high security bit allows the user to secure the EEPROM data from external accesses. When the SEC bit is at '0', the EEPROM contents are secured by preventing any entry to test mode. The only way to erase the SEC bit to '1' externally is to enter self-check mode, at which time the entire EEPROM contents will be erased. When the SEC bit is changed, its new value will have no effect until the next external or power-on reset.

3.6 EEPROM during STOP mode

When entering STOP mode, the EEPROM is automatically set to the read mode and the VPP1 high voltage charge pump generator is automatically disabled.

3.7 EEPROM during WAIT mode

The EEPROM is not affected by WAIT mode. Any program/erase operation will continue as in normal operating mode. The charge pump is not affected by WAIT mode, therefore it is possible to wait the t_{ERA1} erase time or t_{PROG1} programming time in WAIT mode.

Under normal operating conditions, the charge pump generator is driven by the internal CPU clocks. When the operating frequency is low, e.g. during WAIT mode, the clocking should be done by the internal A/D RC oscillator. The RC oscillator is enabled by setting the ADRC bit of the A/D status/control register at \$0009.

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port A data (PORTA)	\$0000									Undefined
Port B data (PORTB)	\$0001									Undefined
Port C data (PORTC)	\$0002						PC2/ ECLK			Undefined
Port D data (PORTD)	\$0003	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0 l	Jndefined
Port A data direction (DDRA)	\$0004									0000 0000
Port B data direction (DDRB)	\$0005									0000 0000
Port C data direction (DDRC)	\$0006									0000 0000
EEPROM/ECLK control	\$0007	0	0	0	0	ECLK I	1ERA I	E1LAT E	PGM 0	000 0000
A/D data (ADDATA)	\$0008									0000 0000
A/D status/control (ADSTAT)	\$0009	COCO	ADRC	ADON	0	CH3	CH2	CH1	CH0 0	000 0000
Pulse length modulation A (PLMA)	\$000A									0000 0000
Pulse length modulation B (PLMB)	\$000B									0000 0000
Miscellaneous	\$000C	POR (1)	INTP	INTN	INTE	SFA	SFB	SM V	VDOG (2 ?001 000?
SCI baud rate (BAUD)	\$000D	SPC1	SPC0	SCT1	SCT0	SCTO S	CR2 S	SCR1 S	CR0 0	Duu uuuu
SCI control 1 (SCCR1)	\$000E	R8	T8		М	WAKE	CPOL	СРНА	LBCL	Undefined
SCI control 2 (SCCR2)	\$000F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	0000 0000
SCI status (SCSR)	\$0010	TDRE	TC	RDRF	IDLE	OR	NF	FE		1100 000u
SCI data (SCDR)	\$0011									0000 0000
Timer control (TCR)	\$0012	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLV2 I	IEDG1 (LVL1 (000 00u0
Timer status (TSR)	\$0013	ICF1	OCF1	TOF	ICF2	OCF2				Undefined
Input capture high 1	\$0014									Undefined
Input capture low 1	\$0015									Undefined
Output compare high 1	\$0016									Undefined
Output compare low 1	\$0017									Undefined
Timer counter high	\$0018									1111 1111
Timer counter low	\$0019									1111 1100
Alternate counter high	\$001A									1111 1111
Alternate counter low	\$001B									1111 1100
Input capture high 2	\$001C									Undefined
Input capture low 2	\$001D									Undefined
Output compare high 2	\$001E									Undefined
Output compare low 2	\$001F									Undefined
Options (OPTR) (3)	\$0100							EE1P	SEC	Not affected

⁽¹⁾ The POR bit is set each time there is a power-on reset.

⁽²⁾ The state of the WDOG bit after reset is dependent on the mask option selected; 1=watchdog enabled, 0=watchdog disabled.

⁽³⁾ This register is implemented in EEPROM; therefore reset has no effect on the individual bits.

3.8 Miscellaneous register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Miscellaneous	\$000C	POR (1)	INTP	INTN	INTE	SFA	SFB	SM W	/DOG ⁽²⁾	?001 000?	

⁽¹⁾ The POR bit is set each time there is a power-on reset.

POR — Power-on reset bit (see Section 9.1)

This bit is set each time the device is powered on. Therefore, the state of the POR bit allows the user to make a software distinction between a power-on and an external reset. This bit cannot be set by software and is cleared by writing it to zero.

1 (set) - A power-on reset has occurred.

0 (clear) - No power-on reset has occurred.

INTP, INTN — External interrupt sensitivity options (see Section 9.2)

These two bits allow the user to select which edge the \overline{IRQ} pin will be sensitive to (see Table 3-3). Both bits can be written to only while the I-bit is set, and are cleared by power-on or external reset, thus the device is initialised with negative edge and low level sensitivity.

Table 3-3 IRQ sensitivity

INTP	INTN	IRQ sensitivity
0	0	Negative edge and low level sensitive
0	1	Negative edge only
1	0	Positive edge only
1	1	Positive and negative edge sensitive

INTE — External interrupt enable (see Section 9.2)

1 (set) – External interrupt function (IRQ) enabled.

0 (clear) - External interrupt function (IRQ) disabled.

The INTE bit can be written to only while the I-bit is set, and is set by power-on or external reset, thus enabling the external interrupt function.

⁽²⁾ The state of the WDOG bit after reset is dependent on the mask option selected; 1=watchdog enabled, 0=watchdog disabled.

SFA — Slow or fast mode selection for PLMA (see Section 7.1)

This bit allows the user to select the slow or fast mode of the PLMA pulse length modulation output.

- 1 (set) Slow mode PLMA (4096 x timer clock period).
- 0 (clear) Fast mode PLMA (256 x timer clock period).

SFB — Slow or fast mode selection for PLMB (see Section 7.1)

This bit allows the user to select the slow or fast mode of the PLMB pulse length modulation output.

- 1 (set) Slow mode PLMB (4096 x timer clock period).
- 0 (clear) Fast mode PLMB (256 x timer clock period).

Note: The highest speed of the PLM system corresponds to the frequency of the TOF bit being set, multiplied by 256. The lowest speed of the PLM system corresponds to the frequency of the TOF bit being set, multiplied by 16.

Warning: Because the SFA bit and SFB bit are not double buffered, it is mandatory to set the SFA bit and SFB bit to the desired values before writing to the PLM registers; not doing so could temporarily give incorrect values at the PLM outputs.

SM — Slow mode (see Section 2.4.3)

- 1 (set) The system runs at a bus speed 16 times lower than normal (f_{OSC}/32). SLOW mode affects all sections of the device, including SCI. A/D and timer.
- 0 (clear) The system runs at normal bus speed (f_{OSC}/2).

The SM bit is cleared by external or power-on reset. The SM bit is automatically cleared when entering STOP mode.

WDOG — Watchdog enable/disable (see Section 9.1.4)

The WDOG bit can be used to enable the watchdog timer previously disabled by a mask option. Following a watchdog reset the state of the WDOG bit is as defined by the mask option specified. Once the watchdog is enabled, the WDOG bit acts as a reset mechanism for the watchdog counter. Writing a'1' to this bit clears the counter to its initial value and prevents a watchdog timeout.

- 1 (set) Watchdog counter cleared and enabled.
- 0 (clear) The watchdog cannot be disabled by software; writing a zero to this bit has no effect.

4INPUT/OUTPUT PORTS

In single-chip mode, the MC68HC05B6 has a total of 24 I/O lines, arranged as three 8-bit ports (A, B and C), and eight input-only lines, arranged as one 8-bit port (D). Each I/O line is individually programmable as either input or output, under the software control of the data direction registers. The 8-bit input-only port (D) shares its pins with the A/D converter, when the A/D converter is enabled. To avoid glitches on the output pins, data should be written to the I/O port data register before writing ones to the corresponding data direction register bits to set the pins to output mode.

4.1 Input/output programming

The bidirectional port lines may be programmed as inputs or outputs under software control. The direction of each pin is determined by the state of the corresponding bit in the port data direction register (DDR). Each port has an associated DDR. Any I/O port pin is configured as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic zero.

At power-on or reset, all DDRs are cleared, thus configuring all port pins as inputs. The data direction registers can be written to or read by the MCU. During the programmed output state, a read of the data register actually reads the value of the output data latch and not the I/O pin. The operation of the standard port hardware is shown schematically in Figure 4-1.




Figure 4-1 Standard I/O port structure

Table 4-1 shows the effect of reading from or writing to an I/O pin in various circumstances. Note that the read/write signal shown is internal and not available to the user.

Table 4-1 I/O pin states

R/W	DDRn	Action of MCU write to/read of data bit
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch, and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in output mode. The output data latch is read.

4.2 Ports A and B

These ports are standard M68HC05 bidirectional I/O ports, each comprising a data register and a data direction register.

Reset does not affect the state of the data register, but clears the data direction register, thereby returning all port pins to input mode. Writing a '1' to any DDR bit sets the corresponding port pin to output mode.

4.3 Port C

In addition to the standard port functions described for port A and B, port C pin 2 can be configured, using the ECLK bit of the EEPROM/ECLK control register, to output the CPU clock. If this is selected the corresponding DDR bit is automatically set and bit 2 of port C will always read the output data latch. The other port C pins are not affected by this feature.

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
EEPROM/ECLK control	\$0007	0	0	0	0	ECLK E	1ERA E1	ILAT E1	PGM 000	0000 000

ECLK — External clock output bit

1 (set) - ECLK CPU clock is output on PC2.

0 (clear) - ECLK CPU clock is not output on PC2; port C acts as a normal I/O port.

The ECLK bit is cleared by power-on or external reset. It is not affected by the execution of a STOP or WAIT instruction.

The timing diagram of the clock output is shown in Figure 4-2.




Figure 4-2 ECLK timing diagram

4.4 Port D

This 8-bit input-only port shares its pins with the A/D converter subsystem. When the A/D converter is enabled, pins PD0-PD7 read the eight analog inputs to the A/D converter. Port D can be read at any time, however, if it is read during an A/D conversion sequence noise, may be injected on the analog inputs, resulting in reduced accuracy of the A/D. Furthermore, performing

a digital read of port D with levels other than V_{DD} or V_{SS} on the port D pins will result in greater power dissipation during the read cycle.

As port D is an input-only port there is no DDR associated with it. Also, at power up or external reset, the A/D converter is disabled, thus the port is configured as a standard input-only port.

Note: It is recommended that all unused input ports and I/O ports be tied to an appropriate

logic level (i.e. either V_{DD} or V_{SS}).

4.5 Port registers

The following sections explain in detail the individual bits in the data and control registers associated with the ports.

4.5.1 Port data registers A and B (PORTA and PORTB)

State bit 0 Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 on reset Port A data (PORTA) \$0000 Undefined Port B data (PORTB) \$0001 Undefined

Each bit can be configured as input or output via the corresponding data direction bit in the port data direction register (DDRx).

The state of the port data registers following reset is not defined.

4.5.2 Port data register C (PORTC)

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset PC2/ Port C data (PORTC) \$0002 Undefined **ECLK**

Each bit can be configured as input or output via the corresponding data direction bit in the port data direction register (DDRx).

In addition, bit 2 of port C is used to output the CPU clock if the ECLK bit in the EEPROM CTL/ECLK register is set (see Section 4.3).

The state of the port data registers following reset is not defined.

4.5.3 Port data register D (PORTD)

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset Port D data (PORTD) \$0003 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 Undefined

All the port D bits are input-only and are shared with the A/D converter. The function of each bit is determined by the ADON bit in the A/D status/control register.

The state of the port data registers following reset is not defined.

4.5.3.1 A/D status/control register

State bit 3 bit 2 bit 1 bit 0 Address bit 7 bit 6 bit 5 bit 4 on reset A/D status/control \$0009 COCO ADRC ADON CH3 CH2 CH1 CH0 0000 0000

ADON — A/D converter on

1 (set) – A/D converter is switched on; all port D pins act as analog inputs for the A/D converter.

0 (clear) - A/D converter is switched off; all port D pins act as input only pins.

Reset clears the ADON bit, thus configuring port D as an input only port.

4.5.4 Data direction registers (DDRA, DDRB and DDRC)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
Port A data direction (DDRA)	\$0004									0000 0000
Port B data direction (DDRB)	\$0005									0000 0000
Port C data direction (DDRC)	\$0006									0000 0000

Writing a '1' to any bit configures the corresponding port pin as an output; conversely, writing any bit to '0' configures the corresponding port pin as an input.

Reset clears these registers, thus configuring all ports as inputs.

4.6 Other port considerations

All output ports can emulate 'open-drain' outputs. This is achieved by writing a zero to the relevant output port latch. By toggling the corresponding data direction bit, the port pin will either be an output zero or tri-state (an input). This is shown diagrammatically in Figure 4-3.

When using a port pin as an 'open-drain' output, certain precautions must be taken in the user software. If a read-modify-write instruction is used on a port where the 'open-drain' is assigned and the pin at this time is programmed as an input, it will read it as a 'one'. The read-modify-write instruction will then write this 'one' into the output data latch on the next cycle. This would cause the 'open-drain' pin not to output a 'zero' when desired.

Note: 'Open-drain' outputs should not be pulled above VDD.




Figure 4-3 Port logic levels

5 PROGRAMMABLE TIMER

The programmable timer on the MC68HC05B6 consists of a 16-bit read-only free-running counter, with a fixed divide-by-four prescaler, plus the input capture/output compare circuitry. The timer can be used for many purposes including measuring pulse length of two input signals and generating two output signals. Pulse lengths for both input and output signals can vary from several microseconds to many seconds. In addition, it works in conjunction with the pulse length modulation (PLM) system, which can also be referred to as the pulse width modulation system, to execute two 8-bit D/A PLM (pulse length modulation) conversions, with a choice of two repetition rates. The timer is also capable of generating periodic interrupts or indicating passage of an arbitrary multiple of four CPU cycles. A block diagram is shown in Figure 5-1, and timing diagrams are shown in Figure 5-2, Figure 5-3, Figure 5-4 and Figure 5-5.

The timer has a 16-bit architecture, hence each specific functional segment is represented by two 8-bit registers (except the PLMA and PLMB which use one 8-bit register for each). These registers contain the high and low byte of that functional segment. Accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.

The 16-bit programmable timer is monitored and controlled by a group of sixteen registers, full details of which are contained in this section.

Note:

A problem may arise if an interrupt occurs in the time between the high and low bytes being accessed. To prevent this, the I-bit in the condition code register (CCR) should be set while manipulating both the high and low byte register of a specific timer function, ensuring that an interrupt does not occur.

5.1 Counter

The key element in the programmable timer is a 16-bit, free-running counter or counter register, preceded by a prescaler that divides the internal processor clock by four. The prescaler gives the timer a resolution of $2\mu s$ if the internal bus clock is 2 MHz. The counter is incremented during the low portion of the internal bus clock. Software can read the counter at any time without affecting its value.




Figure 5-1 16-bit programmable timer block diagram

5.1.1 Counter register and alternate counter register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer counter high	\$0018									1111 1111
Timer counter low	\$0019									1111 1100
	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Alternate counter high	\$001A									1111 1111
Alternate counter low	\$001B									1111 1100

The double-byte, free-running counter can be read from either of two locations, \$18-\$19 (counter register) or \$1A-\$1B (alternate counter register). A read from only the less significant byte (LSB) of the free-running counter (\$19 or \$1B) receives the count value at the time of the read. If a read of the free-running counter or alternate counter register first addresses the more significant byte (MSB) (\$18 or \$1A), the LSB is transferred to a buffer. This buffer value remains fixed after the first MSB read, even if the user reads the MSB several times. This buffer is accessed when reading the free-running counter or alternate counter register LSB and thus completes a read sequence of the total counter value. In reading either the free-running counter or alternate counter register, if the MSB is read, the LSB must also be read to complete the sequence. If the timer overflow flag (TOF) is set when the counter register LSB is read then a read of the timer status register (TSR) will clear the flag.

The alternate counter register differs from the counter register only in that a read of the LSB does not clear TOF. Therefore, where it is critical to avoid the possibility of missing timer overflow interrupts due to clearing of TOF, the alternate counter register should be used.

The free-running counter is set to \$FFFC during power-on and external reset and is always a read-only register. During a power-on reset, the counter begins running after the oscillator start-up delay. Because the free-running counter is 16 bits preceded by a fixed divide-by-4 prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. TOF is set when the counter overflows (from \$FFFF to \$0000); this will cause an interrupt if TOIE is set.

In some particular timing control applications it may be desirable to reset the 16-bit free running counter under software control. When the low byte of the counter (\$19 or \$1B) is written to, the counter is configured to its reset value (\$FFFC).

The divide-by-4 prescaler is also reset and the counter resumes normal counting operation. All of the flags and enable bits remain unaltered by this operation. If access has previously been made to the high byte of the free-running counter (\$18 or \$1A), then the reset counter operation terminates the access sequence.

Warning: This operation may affect the function of the watchdog system (see Section 9.1.4). The PLM results will also be affected while resetting the counter.

5.2 Timer control and status

The various functions of the timer are monitored and controlled using the timer control and status registers described below.

5.2.1 Timer control register (TCR)

The timer control register (\$0012) is used to enable the input captures (ICIE), output compares (OCIE), and timer overflow (TOIE) functions as well as forcing output compares (FOLV1 and FOLV2), selecting input edge sensitivity (IEDG1) and levels of output polarity (OLV1 and OLV2).

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	e bit 1	l bit 0	State on reset
Timer control (TCR)	\$0012	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLV2	IEDG1	OLVL1 0	00 00u0

ICIE — Input captures interrupt enable

If this bit is set, a timer interrupt is enabled whenever the ICF1 or ICF2 status flag (in the timer status register) is set.

1 (set) - Interrupt enabled.

0 (clear) - Interrupt disabled.

OCIE — Output compares interrupt enable

If this bit is set, a timer interrupt is enabled whenever the OCF1 or OCF2 status flag (in the timer status register) is set.

1 (set) - Interrupt enabled.

0 (clear) - Interrupt disabled.

TOIE — Timer overflow interrupt enable

If this bit is set, a timer interrupt is enabled whenever the TOF status flag (in the timer status register) is set.

1 (set) – Interrupt enabled.

0 (clear) - Interrupt disabled.

FOLV2 — Force output compare 2

This bit always reads as zero, hence writing a zero to this bit has no effect. Writing a one at this position will force the OLV2 bit to the corresponding output level latch, thus appearing at the TCMP2 pin. Note that this bit does not affect the OCF2 bit of the status register (see Section 5.4.3).

- 1 (set) OLV2 bit forced to output level latch.
- 0 (clear) No effect.

FOLV1 — Force output compare 1

This bit always reads as zero, hence writing a zero to this bit has no effect. Writing a one at this position will force the OLV1 bit to the corresponding output level latch, thus appearing at the TCMP1 pin. Note that this bit does not affect the OCF1 bit of the status register (see Section 5.4.3).

- 1 (set) OLV1 bit forced to output level latch.
- 0 (clear) No effect.

OLV2 — Output level 2

When OLV2 is set a high output level will be clocked into the output level register by the next successful output compare, and will appear on the TCMP2 pin. When clear, it will be a low level which will appear on the TCMP2 pin.

- 1 (set) A high output level will appear on the TCMP2 pin.
- 0 (clear) A low output level will appear on the TCMP2 pin.

IEDG1 — Input edge 1

When IEDG1 is set, a positive-going edge on the TCAP1 pin will trigger a transfer of the free-running counter value to the input capture register 1. When clear, a negative-going edge triggers the transfer.

- 1 (set) TCAP1 is positive-going edge sensitive.
- 0 (clear) TCAP1 is negative-going edge sensitive.

Note: There is no need for an equivalent bit for the input capture register 2 as TCAP2 is negative-going edge sensitive only.

OLV1 — Output level 1

When OLV1 is set a high output level will be clocked into the output level register by the next successful output compare, and will appear on the TCMP1 pin. When clear, it will be a low level which will appear on the TCMP1 pin.

- 1 (set) A high output level will appear on the TCMP1 pin.
- 0 (clear) A low output level will appear on the TCMP1 pin.

5.2.2 Timer status register (TSR)

The timer status register (\$13) is a read only register and contains the status bits corresponding to the four timer interrupt conditions – ICF1,OCF1, TOF, ICF2 and OCF2.

Accessing the timer status register satisfies the first condition required to clear the status bits. The remaining step is to access the register corresponding to the status bit.

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset \$0013 ICF1 OCF1 TOF ICF2 OCF2 Timer status (TSR) Undefined

ICF1 — Input capture flag 1

This bit is set when the selected polarity of edge is detected by the input capture edge detector 1 at TCAP1; an input capture interrupt will be generated, if ICIE is set. ICF1 is cleared by reading the TSR and then the input capture low register 1 (\$15).

- 1 (set) A valid input capture has occurred.
- 0 (clear) No input capture has occurred.

OCF1 — Output compare flag 1

This bit is set when the output compare 1 register contents match those of the free-running counter; an output compare interrupt will be generated if OCIE is set. OCF1 is cleared by reading the TSR and then reading or writing the output compare 1 low register (\$17).

- 1 (set) A valid output compare has occurred.
- 0 (clear) No output compare has occurred.

TOF — Timer overflow status flag

This bit is set when the free-running counter overflows from \$FFFF to \$0000; a timer overflow interrupt will occur if TOIE is set. TOF is cleared by reading the TSR and the counter low register (\$19).

- 1 (set) Timer overflow has occurred.
- 0 (clear) No timer overflow has occurred.

When using the timer overflow function and reading the free-running counter at random times to measure an elapsed time, a problem may occur whereby the timer overflow flag is unintentionally cleared if:

- 1 The timer status register is read or written when TOF is set, and
- 1) The LSB of the free-running counter is read, but not for the purpose of servicing the flag.

Reading the alternate counter register instead of the counter register will avoid this potential problem.

ICF2 — Input capture flag 2

This bit is set when a negative edge is detected by the input capture edge detector 2 at TCAP2; an input capture interrupt will be generated if ICIE is set. ICF2 is cleared by reading the TSR and then the input capture low register 2 (\$1D).

- 1 (set) A valid (negative) input capture has occurred.
- 0 (clear) No input capture has occurred.

OCF2 — Output compare flag 2

This bit is set when the output compare 2 register contents match those of the free-running counter; an output compare interrupt will be generated if OCIE is set. OCF2 is cleared by reading the TSR and then reading or writing the output compare 2 low register (\$1F).

- 1 (set) A valid output compare has occurred.
- 0 (clear) No output compare has occurred.

5.3 Input capture

'Input capture' is a technique whereby an external signal is used to trigger a read of the free running counter. In this way it is possible to relate the timing of an external signal to the internal counter value, and hence to elapsed time.

There are two input capture registers: input capture register 1 (ICR1) and input capture register 2 (ICR2).

The same input capture interrupt enable bit (ICIE) is used for the two input captures.

5.3.1 Input capture register 1 (ICR1)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Input capture high 1	\$0014									Undefined
Input capture low 1	\$0015									Undefined

The two 8-bit registers that make up the 16-bit input capture register 1 are read-only, and are used to latch the value of the free-running counter after the input capture edge detector circuit 1 senses a valid transition at TCAP1. The level transition that triggers the counter transfer is defined by the input edge bit (IEDG1). When an input capture 1 occurs, the corresponding flag ICF1 in TSR is set. An interrupt can also accompany an input capture 1 provided the ICIE bit in TCR is set. The 8 most significant bits are stored in the input capture high 1 register at \$14, the 8 least significant bits in the input capture low 1 register at \$15.

The result obtained from an input capture will be one greater than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal bus clock cycles. The free-running counter contents are transferred to the input capture register 1 on each valid signal transition whether the input capture 1 flag (ICF1) is set or clear. The input capture register 1 always contains the free-running counter value that corresponds to the most recent input capture 1. After a read of the input capture 1 register MSB (\$14), the counter transfer is inhibited until the LSB (\$15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period. A read of the input capture 1 register LSB (\$15) does not inhibit the free-running counter transfer since the two actions occur on opposite edges of the internal bus clock.

Reset does not affect the contents of the input capture 1 register, except when exiting STOP mode (see Section 5.6).

5.3.2 Input capture register 2 (ICR2)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
Input capture high 2	\$001C									Undefined
Input capture low 2	\$001D									Undefined

The two 8-bit registers that make up the 16-bit input capture register 2 are read-only, and are used to latch the value of the free-running counter after the input capture edge detector circuit 2 senses a negative transition at pin TCAP2. When an input capture 2 occurs, the corresponding flag ICF2 in TSR is set. An interrupt can also accompany an input capture 2 provided the ICIE bit in TCR is set. The 8 most significant bits are stored in the input capture 2 high register at \$1C, the 8 least significant bits in the input capture 2 low register at \$1D.

The result obtained from an input capture will be one greater than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal bus clock cycles. The free-running counter contents are transferred to the input capture register 2 on each negative signal transition whether the input capture 2 flag (IC2F) is set or clear. The input capture register 2 always contains the free-running counter value that corresponds to the most recent input capture 2. After a read of the input capture register 2 MSB (\$1C), the counter transfer is inhibited until the LSB (\$1D) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period. A read of the input capture register 2 LSB (\$1C) does not inhibit the free-running counter transfer since the two actions occur on opposite edges of the internal bus clock.

Reset does not affect the contents of the input capture 2 register, except when exiting STOP mode (see Section 5.6).

Ctoto

5.4 Output compare

'Output compare' is a technique which may be used, for example, to generate an output waveform, or to signal when a specific time period has elapsed, by presetting the output compare register to the appropriate value.

There are two output compare registers: output compare register 1 (OCR1) and output compare register 2 (OCR2), both of which are read or write registers.

Note: The same output compare interrupt enable bit (OCIE) is used for the two output compares.

5.4.1 Output compare register 1 (OCR1)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
Output compare high 1	\$0016									Undefined
Output compare low 1	\$0017									Undefined

The 16-bit output compare register 1 is made up of two 8-bit registers at locations \$16 (MSB) and \$17 (LSB). The contents of the output compare register 1 are compared with the contents of the free-running counter continually and, if a match is found, the corresponding output compare flag (OCF1) in the timer status register is set and the output level (OLVL1) is transferred to pin TCMP1. The output compare register 1 values and the output level bit should be changed after each successful comparison to establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit (OCIE) is set. (The free-running counter is updated every four internal bus clock cycles.)

After a processor write cycle to the output compare register 1 containing the MSB (\$16), the output compare function is inhibited until the LSB (\$17) is also written. The user must write both bytes (locations) if the MSB is written first. A write made only to the LSB (\$17) will not inhibit the compare 1 function. The processor can write to either byte of the output compare register 1 without affecting the other byte. The output level (OLVL1) bit is clocked to the output level register and hence to the TCMP1 pin whether the output compare flag 1 (OCF1) is set or clear. The minimum time required to update the output compare register 1 is a function of the program rather than the internal hardware. Because the output compare flag 1 and the output compare register 1 are not defined at power on, and not affected by reset, care must be taken when initializing output compare functions with software. The following procedure is recommended:

- Write to output compare high 1 to inhibit further compares;
- Read the timer status register to clear OCF1 (if set);
- Write to output compare low 1 to enable the output compare 1 function.

The purpose of this procedure is to prevent the OCF1 bit from being set between the time it is read and the write to the corresponding output compare register.

All bits of the output compare register are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.

5.4.2 Output compare register 2 (OCR2)

Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
\$001E									Undefined
\$001F									Undefined
	\$001E								

The 16-bit output compare register 2 is made up of two 8-bit registers at locations \$1E (MSB) and \$1F (LSB). The contents of the output compare register 2 are compared with the contents of the free-running counter continually and, if a match is found, the corresponding output compare flag (OCF2) in the timer status register is set and the output level (OLVL2) is transferred to pin TCMP2. The output compare register 2 values and the output level bit should be changed after each successful comparison to establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit (OCIE) is set. (The free-running counter is updated every four internal bus clock cycles.)

After a processor write cycle to the output compare register 2 containing the MSB (\$1E), the output compare function is inhibited until the LSB (\$1F) is also written. The user must write both bytes (locations) if the MSB is written first. A write made only to the LSB (\$1F) will not inhibit the compare 2 function. The processor can write to either byte of the output compare register 2 without affecting the other byte. The output level (OLVL2) bit is clocked to the output level register and hence to the TCMP2 pin whether the output compare flag 2 (OCF2) is set or clear. The minimum time required to update the output compare register 2 is a function of the program rather than the internal hardware. Because the output compare flag 2 and the output compare register 2 are not defined at power on, and not affected by reset, care must be taken when initializing output compare functions with software. The following procedure is recommended:

- Write to output compare high 2 to inhibit further compares;
- Read the timer status register to clear OCF2 (if set);
- Write to output compare low 2 to enable the output compare 2 function.

State

The purpose of this procedure is to prevent the OCF1 bit from being set between the time it is read and the write to the corresponding output compare register.

All bits of the output compare register are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.

5.4.3 Software force compare

A software force compare is required in many applications. To achieve this, bit 3 (FOLV1 for OCR1) and bit 4 (FOLV2 for OCR2) in the timer control register are used. These bits always read as 'zero', but a write to 'one' causes the respective OLVL1 or OLVL2 values to be copied to the respective output level (TCMP1 and TCMP2 pins).

Internal logic is arranged such that in a single instruction, one can change OLVL1 and/or OLVL2, at the same time causing a forced output compare with the new values of OLVL1 and OLVL2. In conjunction with normal compare, this function allows a wide range of applications including fixed frequency generation.

Note: A software force compare will affect the corresponding output pin TCMP1 and/or TCMP2, but will not affect the compare flag, thus it will not generate an interrupt.

5.5 **Pulse Length Modulation (PLM)**

The programmable timer works in conjunction with the PLM system to execute two 8-bit D/A PLM conversions, with a choice of two repetition rates (see Section 7).

Pulse length modulation registers A and B (PLMA/PLMB) 5.5.1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Pulse length modulation A (PLMA)	\$000A									0000 0000
	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Pulse length modulation B (PLMB)	\$000B									0000 0000

5.6 Timer during STOP mode

When the MCU enters STOP mode, the timer counter stops counting and remains at that particular count value until STOP mode is exited by an interrupt. If STOP mode is exited by power-on or external reset, the counter is forced to \$FFFC but if it is exited by external interrupt (\overline{IRQ}) then the counter resumes from its stopped value.

Another feature of the programmable timer is that if at least one valid input capture edge occurs at one of the TCAP pins while in STOP mode, the corresponding input capture detect circuitry is armed. This action does not wake the MCU or set any timer flags, but when the MCU does wake-up there will be an active input capture flag (and data) from that first valid edge which occurred during STOP mode.


If STOP mode is exited by an external reset then no such input capture flag or data action takes place even if there was a valid input capture edge (at one of the TCAP pins) during STOP mode.

5.7 Timer during WAIT mode

The timer system is not affected by WAIT mode and continues normal operation. Any valid timer interrupt will wake-up the system.


5.8 Timer state diagrams

The relationships between the internal clock signals, the counter contents and the status of the flag bits are shown in the following figures. It should be noted that the signals labelled 'internal' (processor clock, timer clocks and reset) are not available to the user.




Note: The counter and timer control registers are the only ones affected by power-on or external reset.

Figure 5-2 Timer state timing diagram for reset



Note: If the input edge occurs in the shaded area from one timer state T10 to the next timer state T10, then the input capture flag will be set during the next T11 state.


Figure 5-3 Timer state timing diagram for input capture



Note:

- 1 The CPU write to the compare registers may take place at any time, but a compare only occurs at timer state T01. Thus a four cycle difference may exist between the write to the compare register and the actual compare.
- 1) The output compare flag is set at the timer state T11 that follows the comparison match (\$F457 in this example).

Figure 5-4 Timer state timing diagram for output compare



Note:

The timer overflow flag is set at timer state T11 (transition of counter from \$FFFF to \$0000). It is cleared by a read of the timer status register during the internal processor clock high time, followed by a read of the counter low register.

Figure 5-5 Timer state timing diagram for timer overflow

6

SERIAL COMMUNICATIONS INTERFACE

A full-duplex asynchronous serial communications interface (SCI) is provided with a standard non-return-to-zero (NRZ) format and a variety of baud rates. The SCI transmitter and receiver are functionally independent and have their own baud rate generator; however they share a common baud rate prescaler and data format.

The serial data format is standard mark/space (NRZ) and provides one start bit, eight or nine data bits, and one stop bit.


The SCLK pin is the output of the transmitter clock. It outputs the transmitter data clock for synchronous transmission (no clocks on start bit and stop bit, and a software option to send clock on last data bit). This allows control of peripherals containing shift registers (e.g. LCD drivers). Phase and polarity of these clocks are software programmable.

Any SCI bidirectional communication requires a two-wire system: receive data in (RDI) and transmit data out (TDO).

'Baud' and 'bit rate' are used synonymously in the following description.

6.1 SCI two-wire system features

- · Standard NRZ (mark/space) format
- Advanced error detection method with noise detection for noise duration of up to 1/16th bit time
- Full-duplex operation (simultaneous transmit and receive)
- 32 software selectable baud rates
- Different baud rates for transmit and receive; for each transmit baud rate, 8 possible receive baud rates
- Software selectable word length (eight or nine bits)
- · Separate transmitter and receiver enable bits
- Capable of being interrupt driven
- Transmitter clocks available without altering the regular transmitter or receiver functions
- Four separate enable bits for interrupt control



Note: The serial communications data register (SCI SCDR) is controlled by the internal R/W signal. It is the transmit data register when written to and the receive data register when read.

Figure 6-1 Serial communications interface block diagram

6.2 SCI receiver features

- Receiver wake-up function (idle line or address bit)
- Idle line detection
- Framing error detection
- Noise detection
- Overrun detection
- Receiver data register full flag

6.3 SCI transmitter features

- Transmit data register empty flag
- · Transmit complete flag
- Send break

6.4 Functional description


A block diagram of the SCI is shown in Figure 6-1. Option bits in serial control register 1 (SCCR1) select the 'wake-up' method (WAKE bit) and data word length (M-bit) of the SCI. SCCR2 provides control bits that individually enable the transmitter and receiver, enable system interrupts and provide the wake-up enable bit (RWU) and the send break code bit (SBK). Control bits in the baud rate register (BAUD) allow the user to select one of 32 different baud rates for the transmitter and receiver (see Section 6.11.5).

Data transmission is initiated by writing to the serial communications data register (SCDR). Provided the transmitter is enabled, data stored in the SCDR is transferred to the transmit data shift register. This transfer of data sets the transmit data register empty flag (TDRE) in the SCI status register (SCSR) and generates an interrupt (if transmitter interrupts are enabled). The transfer of data to the transmit data shift register is synchronized with the bit rate clock (see Figure 6-2). All data is transmitted least significant bit first. Upon completion of data transmission, the transmission complete flag (TC) in the SCSR is set (provided no pending data, preamble or break is to be sent) and an interrupt is generated (if the transmit complete interrupt is enabled). If the transmitter is disabled, and the data, preamble or break (in the transmit data shift register) has been sent, the TC bit will also be set. This will also generate an interrupt if the transmission complete interrupt enable bit (TCIE) is set. If the transmitter is disabled during a transmission, the character being transmitted will be completed before the transmitter gives up control of the TDO pin.

When SCDR is read, it contains the last data byte received, provided that the receiver is enabled. The receive data register full flag bit (RDRF) in the SCSR is set to indicate that a data byte has been transferred from the input serial shift register to the SCDR; this will cause an interrupt if the receiver interrupt is enabled. The data transfer from the input serial shift register to the SCDR is synchronized by the receiver bit rate clock. The OR (overrun), NF (noise), or FE (framing) error flags in the SCSR may be set if data reception errors occurred.

An idle line interrupt is generated if the idle line interrupt is enabled and the IDLE bit (which detects idle line transmission) in SCSR is set. This allows a receiver that is not in the wake-up mode to detect the end of a message or the preamble of a new message, or to resynchronize with the transmitter. A valid character must be received before the idle line condition or the IDLE bit will not be set and idle line interrupt will not be generated.

The SCP0 and SCP1 bits function as a prescaler for SCR0–SCR2 to generate the receiver baud rate and for SCT0-SCT2 to generate the transmitter baud rate. Together, these eight bits provide multiple transmitter/receiver rate combinations for a given crystal frequency (see Figure 6-2). This register should only be written to while both the transmitter and receiver are disabled (TE=0, RE=0).



Note:

There is a fixed rate divide-by-16 before the transmitter to compensate for the inherent divide-by-16 of the receiver (sampling). This means that by loading the same value for both the transmitter and receiver baud rate selector, the same baud rates can be obtained

Figure 6-2 SCI rate generator division

6.5 Data format

Receive data or transmit data is the serial data that is transferred to the internal data bus from the receive data input pin (RDI) or from the internal bus to the transmit data output pin (TDO). The non-return-to-zero (NRZ) data format shown in Figure 6-3 is used and must meet the following criteria:

- The idle line is brought to a logic one state prior to transmission/reception of a character.
- A start bit (logic zero) is used to indicate the start of a frame.
- The data is transmitted and received least significant bit first.
- A stop bit (logic one) is used to indicate the end of a frame. A frame consists
 of a start bit, a character of eight or nine data bits, and a stop bit.
- A break is defined as the transmission or reception of a low (logic zero) for at least one complete frame time (10 zeros for 8-bit format, 11 zeros for 9-bit).




Figure 6-3 Data format

6.6 Receiver wake-up operation

The receiver logic hardware also supports a receiver wake-up function which is intended for systems having more than one receiver. With this function a transmitting device directs messages to an individual receiver or group of receivers by passing addressing information as the initial byte(s) of each message. The wake-up function allows receivers not addressed to remain in a dormant state for the remainder of the unwanted message. This eliminates any further software overhead to service the remaining characters of the unwanted message and thus improves system performance.

The receiver is placed in wake-up mode by setting the receiver wake-up bit (RWU) in the SCCR2 register. While RWU is set, all of the receiver related status flags (RDRF, IDLE, OR, NF, and FE) are inhibited (cannot become set). Note that the idle line detect function is inhibited while the RWU bit is set. Although RWU may be cleared by a software write to SCCR2, it would be unusual to do so. Normally RWU is set by software and is cleared automatically in hardware by one of the two methods described below.

6.6.1 Idle line wake-up

In idle line wake-up mode, a dormant receiver wakes up as soon as the RDI line becomes idle. Idle is defined as a continuous logic high level on the RDI line for ten (or eleven) full bit times. Systems using this type of wake-up must provide at least one character time of idle between messages to wake up sleeping receivers, but must not allow any idle time between characters within a message.

6.6.2 Address mark wake-up

In address mark wake-up, the most significant bit (MSB) in a character is used to indicate whether it is an address (1) or data (0) character. Sleeping receivers will wake up whenever an address character is received. Systems using this method for wake-up would set the MSB of the first character of each message and leave it clear for all other characters in the message. Idle periods may be present within messages and no idle time is required between messages for this wake-up method.

6.7 Receive data in (RDI)

Receive data is the serial data that is applied through the input line and the SCI to the internal bus. The receiver circuitry clocks the input at a rate equal to 16 times the baud rate. This time is referred to as the RT rate in Figure 6-4 and as the receiver clock in Figure 6-2.

The receiver clock generator is controlled by the baud rate register, as shown in Figure 6-1 and Figure 6-2; however, the SCI is synchronized by the start bit, independent of the transmitter.

Once a valid start bit is detected, the start bit, each data bit and the stop bit are sampled three times at RT intervals 8 RT, 9 RT and 10 RT (1 RT is the position where the bit is expected to start), as shown in Figure 6-5. The value of the bit is determined by voting logic which takes the value of the majority of the samples. A noise flag is set when all three samples on a valid start bit or data bit or the stop bit do not agree.

6.8 Start bit detection

When the input (idle) line is detected low, it is tested for three more sample times (referred to as the start edge verification samples in Figure 6-4). If at least two of these three verification samples detect a logic zero, a valid start bit has been detected, otherwise the line is assumed to be idle. A noise flag is set if one of the three verification samples detect a logic one, thus a valid start bit could be assumed with a set noise flag present.





Figure 6-4 SCI examples of start bit sampling technique

Previous bit	Present bit	Samp	les		Next bit
RDI		v v	V		
16RT	1RT	8RT 9RT	10RT	16RT 1	RT


Figure 6-5 SCI sampling technique used on all bits

If there has been a framing error without detection of a break (10 zeros for 8 bit format or 11 zeros for 9 bit format), the circuit continues to operate as if there actually was a stop bit, and the start edge will be placed artificially. The last bit received in the data shift register is inverted to a logic one, and the three logic one start qualifiers (shown in Figure 6-4) are forced into the sample shift register during the interval when detection of a start bit is anticipated (see Figure 6-6); therefore, the start bit will be accepted no sooner than it is anticipated.

If the receiver detects that a break (RDRF = 1, FE = 1, receiver data register = \$0000) produced the framing error, the start bit will not be artificially induced and the receiver must actually detect a logic one before the start bit can be recognised (see Figure 6-7).



a) Case 1: receive line low during artificial edge



b) Case 2: receive line high during expected start edge

Figure 6-6 Artificial start following a framing error




Figure 6-7 SCI start bit following a break

6.9 Transmit data out (TDO)

Transmit data is the serial data from the internal data bus that is applied through the SCI to the output line. Data format is as discussed in Section 6.5 and shown in Figure 6-3. The transmitter generates a bit time by using a derivative of the RT clock, thus producing a transmission rate equal to 1/16th that of the receiver sample clock (assuming the same baud rate is selected for both the receiver and transmitter).

6.10 SCI synchronous transmission

The SCI transmitter allows the user to control a one way synchronous serial transmission. The SCLK pin is the clock output of the SCI transmitter. No clocks are sent to that pin during start bit and stop bit. Depending on the state of the LBCL bit (bit 0 of SCCR1), clocks will or will not be activated during the last valid data bit (address mark). The CPOL bit (bit 2 of SCCR1) allows the user to select the clock polarity, and the CPHA bit (bit 1 of SCCR1) allows the user to select the phase of the external clock (see Figure 6-8, Figure 6-9 and Figure 6-10).

During idle, preamble and send break, the external SCLK clock is not activated.

These options allow the user to serially control peripherals which consist of shift registers, without losing any functions of the SCI transmitter which can still talk to other SCI receivers. These options do not affect the SCI receiver which is independent of the transmitter.

The SCLK pin works in conjunction with the TDO pin. When the SCI transmitter is disabled (TE = 0), the SCLK and TDO pins go to the high impedance state.

Note: The LBCL, CPOL and CPHA bits have to be selected before enabling the transmitter to ensure that the clocks function correctly. These bits should not be changed while the transmitter is enabled.




Figure 6-8 SCI example of synchronous and asynchronous transmission

6.11 SCI registers

The SCI system is configured and controlled by five registers: SCDR, SCCR1, SCCR2, SCSR, and BAUD.

6.11.1 Serial communications data register (SCDR)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
SCI data (SCDR)	\$0011									0000 0000

The SCDR is controlled by the internal R/W signal and performs two functions in the SCI. It acts as the receive data register (RDR) when it is read and as the transmit data register (TDR) when it is written. Figure 6-1 shows this register as two separate registers, RDR and TDR. The RDR provides the interface from the receive shift register to the internal data bus and the TDR provides the parallel interface from the internal data bus to the transmit shift register.

The receive data register is a read-only register containing the last byte of data received from the shift register for the internal data bus. The RDR full bit (RDRF) in the serial communications status register is set to indicate that a byte has been transferred from the input serial shift register to the SCDR. The transfer is synchronized with the receiver bit rate clock (from the receiver control) as shown in Figure 6-1. All data is received with the least significant bit first.

The transmit data register (TDR) is a write-only register containing the next byte of data to be applied to the transmit shift register from the internal data bus. As long as the transmitter is enabled, data stored in the SCDR is transferred to the transmit shift register (after the current byte in the shift register has been transmitted).

The transfer is synchronized with the transmitter bit rate clock (from the transmitter control) as shown in Figure 6-1. All data is received with the least significant bit first.

6.11.2 Serial communications control register 1 (SCCR1)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
SCI control 1 (SCCR1)	\$000E	R8	T8		М	WAKE	CPOL	СРНА	LBCL I	Indefined

The SCI control register 1 (SCCR1) contains control bits related to the nine data bit character format, the receiver wake-up feature and the options to output the transmitter clocks for synchronous transmissions.

C1-1-

R8 — Receive data bit 8

This read-only bit is the ninth serial data bit received when the SCI system is configured for nine data bit operation (M = 1). The most significant bit (bit 8) of the received character is transferred into this bit at the same time as the remaining eight bits (bits 0-7) are transferred from the serial receive shifter to the SCI receive data register.

T8 — Transmit data bit 8

This read/write bit is the ninth data bit to be transmitted when the SCI system is configured for nine data bit operation (M = 1). When the eight low order bits (bits 0-7) of a transmit character are transferred from the SCI data register to the serial transmit shift register, this bit (bit 8) is transferred to the ninth bit position of the shifter.

M — Mode (select character format)

The read/write M-bit controls the character length for both the transmitter and receiver at the same time. The 9th data bit is most commonly used as an extra stop bit or it can also be used as a parity bit (see Table 6-1).

- 1 (set) Start bit, 9 data bits, 1 stop bit.
- 0 (clear) Start bit, 8 data bits, 1 stop bit.

Table 6-1 Method of receiver wake-up

WAKE	М	Method of receiver wake-up
0	х	Detection of an idle line allows the next data type received to cause the receive data register to fill and produce an RDRF flag.
1	0	Detection of a received one in the eighth data bit allows an RDRF flag and associated error flags.
1	1	Detection of a received one in the ninth data bit allows an RDRF flag and associated error flags.

x = Don't care

WAKE — Wake-up mode select

This bit allows the user to select the method for receiver wake-up. The WAKE bit can be read or written to any time. See Table 6-1.

- Wake-up on address mark; if RWU is set, SCI will wake-up if the 8th 1 (set) (if M=0) or 9th (if M=1) bit received on the Rx line is set.
- 0 (clear) Wake-up on idle line; if RWU is set, SCI will wake-up after 11 (if M=0) or 12 (if M=1) consecutive '1's on the Rx line.

CPOL - Clock polarity

This bit allows the user to select the polarity of the clocks to be sent to the SCLK pin. It works in conjunction with the CPHA bit to produce the desired clock-data relation (see Figure 6-9 and Figure 6-10).

- 1 (set) Steady high value at SCLK pin outside transmission window.
- 0 (clear) Steady low value at SCLK pin outside transmission window.

This bit should not be manipulated while the transmitter is enabled.

CPHA - Clock phase

This bit allows the user to select the phase of the clocks to be sent to the SCLK pin. This bit works in conjunction with the CPOL bit to produce the desired clock-data relation (see Figure 6-9 and Figure 6-10).

- 1 (set) SCLK clock line activated at beginning of data bit.
- 0 (clear) SCLK clock line activated in middle of data bit.

This bit should not be manipulated while the transmitter is enabled.




Figure 6-9 SCI data clock timing diagram (M=0)




Figure 6-10 SCI data clock timing diagram (M=1)

LBCL - Last bit clock

This bit allows the user to select whether the clock associated with the last data bit transmitted (MSB) has to be output to the SCLK pin. The clock of the last data bit is output to the SCLK pin if the LBCL bit is a logic one, and is not output if it is a logic zero.

The last bit is the 8th or 9th data bit transmitted depending on the 8 or 9 bit format selected by M-bit (see Table 6-2).

This bit should not be manipulated while the transmitter is enabled.

Table 6-2 SCI clock on SCLK pin

Data format	M-bit	LBCL bit	Number of clocks on SCLK pin
8 bit	0	0	7
8 bit	0	1	8
9 bit	1	0	8
9 bit	1	1	9

6.11.3 Serial communications control register 2 (SCCR2)

The SCI control register 2 (SCCR2) provides the control bits that enable/disable individual SCI functions.

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI control (SCCR2)	\$000F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK 0	000 0000

TIE — Transmit interrupt enable

1 (set) - TDRE interrupts enabled.

0 (clear) - TDRE interrupts disabled.

TCIE — Transmit complete interrupt enable

1 (set) - TC interrupts enabled.

0 (clear) - TC interrupts disabled.

RIE — Receiver interrupt enable

1 (set) - RDRF and OR interrupts enabled.

0 (clear) - RDRF and OR interrupts disabled.

ILIE — Idle line interrupt enable

1 (set) - IDLE interrupts enabled.

0 (clear) - IDLE interrupts disabled.

TE — Transmitter enable

When the transmit enable bit is set, the transmit shift register output is applied to the TDO line and the corresponding clocks are applied to the SCLK pin. Depending on the state of control bit M (SCCR1), a preamble of 10 (M = 0) or 11 (M = 1) consecutive ones is transmitted when software sets the TE bit from a cleared state.

If a transmission is in progress and a zero is written to TE, the transmitter will wait until after the present byte has been transmitted before placing the TDO and the SCLK pin in the idle, high impedance state.

If the TE bit has been written to a zero and then set to a one before the current byte is transmitted, the transmitter will wait for that byte to be transmitted and will then initiate transmission of a new preamble. After this latest transmission, and provided the TDRE bit is set (no new data to transmit), the line remains idle (driven high while TE = 1); otherwise, normal transmission occurs. This function allows the user to neatly terminate a transmission sequence.

After loading the last byte in the serial communications data register and receiving the TDRE flag, the user should clear TE. Transmission of the last byte will then be completed and the line will go idle.

- Transmitter enabled. 1 (set)
- 0 (clear) Transmitter disabled.

RE — Receiver enable

- 1 (set) Receiver enabled.
- 0 (clear) Receiver disabled.

When RE is clear (receiver disabled) all the status bits associated with the receiver (RDRF, IDLE, OR, NF and FE) are inhibited.

RWU — Receiver wake-up

When the receiver wake-up bit is set by the user software, it puts the receiver to sleep and enables the wake-up function. The type of wake-up mode for the receiver is determined by the WAKE bit discussed above (in the SCCR1). When the RWU bit is set, no status flags will be set. Flags which were set previously will not be cleared when RWU is set.

If the WAKE bit is cleared, RWU is cleared by the SCI logic after receiving 10 (M = 0) or 11 (M = 1) consecutive ones. Under these conditions, RWU cannot be set if the line is idle. If the WAKE bit is set, RWU is cleared after receiving an address bit. The RDRF flag will then be set and the address byte stored in the receiver data register.

SBK — Send break

If the send break bit is toggled set and cleared, the transmitter sends 10 (M = 0) or 11 (M = 1) zeros and then reverts to idle sending data. If SBK remains set, the transmitter will continually send whole blocks of zeros (sets of 10 or 11) until cleared. At the completion of the break code, the transmitter sends at least one high bit to guarantee recognition of a valid start bit.

6.11.4 Serial communications status register (SCSR)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI status (SCSR)	\$0010	TDRE	TC	RDRF	IDLE	OR	NF	FE		1100 000u

The serial communications status register (SCSR) provides inputs to the interrupt logic circuits for generation of the SCI system interrupt. In addition, a noise flag bit and a framing error bit are also contained in the SCSR.

TDRE — Transmit data register empty flag

This bit is set when the contents of the transmit data register are transferred to the serial shift register. New data will not be transmitted unless the SCSR register is read before writing to the transmit data register to clear the TDRE flag.

If the TDRE bit is clear, this indicates that the transfer has not yet occurred and a write to the serial communications data register will overwrite the previous value. The TDRE bit is cleared by accessing the serial communications status register (with TDRE set) followed by writing to the serial communications data register.

TC — Transmit complete flag

This bit is set to indicate that the SCI transmitter has no meaningful information to transmit (no data in shifter, no preamble, no break). When TC is set the serial line will go idle (continuous MARK). The TC bit is cleared by accessing the serial communications status register (with TC set) followed by writing to the serial communications data register. It does not inhibit the transmitter function in any way.

RDRF — Receive data register full flag

This bit is set when the contents of the receiver serial shift register are transferred to the receiver data register.

If multiple errors are detected in any one received word, the NF and RDRF bits will be affected as appropriate during the same clock cycle. The RDRF bit is cleared when the serial communications status register is accessed (with RDRF set) followed by a read of the serial communications data register.

IDLE — Idle line detected flag

This bit is set when a receiver idle line is detected (the receipt of a minimum of ten/eleven consecutive "1"s). This bit will not be set by the idle line condition when the RWU bit is set. This allows a receiver that is not in the wake-up mode to detect the end of a message, detect the preamble of a new message or resynchronize with the transmitter. The IDLE bit is cleared by accessing the serial communications status register (with IDLE set) followed by a read of the serial communications data register. Once cleared, IDLE will not be set again until after RDRF has been set, (i.e. until after the line has been active and becomes idle again).

OR — Overrun error flag

This bit is set when a new byte is ready to be transferred from the receiver shift register to the receiver data register and the receive data register is already full (RDRF bit is set). Data transfer is inhibited until the RDRF bit is cleared. Data in the serial communications data register is valid in this case, but additional data received during an overrun condition (including the byte causing the overrun) will be lost.

The OR bit is cleared when the serial communications status register is accessed (with OR set) followed by a read of the serial communications data register.

NF — Noise error flag

This bit is set if there is noise on a 'valid' start bit, any of the data bits or on the stop bit. The NF bit is not set by noise on the idle line nor by invalid start bits. If there is noise, the NF bit is not set until the RDRF flag is set. Each data bit is sampled three times as described in Section 6.7.

The NF bit represents the status of the byte in the serial communications data register. For the byte being received (shifted in) there will be also a 'working' noise flag, the value of which will be transferred to the NF bit when the serial data is loaded into the serial communications data register. The NF bit does not generate an interrupt because the RDRF bit gets set with NF and can be used to generate the interrupt.

The NF bit is cleared when the serial communications status register is accessed (with NF set) followed by a read of the serial communications data register.

FE — Framing error flag

This bit is set when the word boundaries in the bit stream are not synchronized with the receiver bit counter (generated by the reception of a logic zero bit where a stop bit was expected). The FE bit reflects the status of the byte in the receive data register and the transfer from the receive shifter to the receive data register is inhibited by an overrun. The FE bit is set during the same cycle as the RDRF bit but does not get set in the case of an overrun (OR). The framing error flag inhibits further transfer of data into the receive data register until it is cleared.

The FE bit is cleared when the serial communications status register is accessed (with FE set) followed by a read of the serial communications data register.

6.11.5 Baud rate register (BAUD)

The baud rate register provides the means to select two different or equivalent baud rates for the transmitter and receiver.

State Address bit 7 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 6 on reset \$000D SCP1 SCP0 SCT2 \$CT1 \$CTO SCR2 SCR1 SCR0 00uu uuuu SCI baud rate (BAUD)

SCP1, SCP0 — Serial prescaler select bits

These read/write bits determine the prescale factor, NP, by which the internal processor clock is divided before it is applied to the transmitter and receiver rate control dividers, NT and NR. This common prescaled output is used as the input to a divider that is controlled by the SCR0–SCR2 bits for the SCI receiver, and by the SCT0–SCT2 bits for the transmitter.

Table 6-3 First prescaler stage

SCP1	SCP0	Prescaler division ratio (NP)
0	0	1
0	1	3
1	0	4
1	1	13

SCT2, SCT1,SCT0 — SCI rate select bits (transmitter)

These three read/write bits select the baud rates for the transmitter. The prescaler output is divided by the factors shown in Table 6-4.

Table 6-4 Second prescaler stage (transmitter)

SCT2	SCT1	SCT0	Transmitter division ratio (NT)
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

SCR2, SCR1, SCR0 — SCI rate select bits (receiver)

These three read/write bits select the baud rates for the receiver. The prescaler output described above is divided by the factors shown in Table 6-5.

Table 6-5 Second prescaler stage (receiver)

SCR2	SCR1	SCR0	Receiver division ratio (NR)
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

The following equations are used to calculate the receiver and transmitter baud rates:

$$baudTx = \frac{f_{op}}{16 \cdot NP \cdot NT}$$

$$baudRx = \frac{f_{op}}{16 \bullet NP \bullet NR}$$

where:

NP = prescaler divide ratio

NT = transmitter baud rate divide ratio

NR = receiver baud rate divide ratio

baudTx = transmitter baud rate

baudRx = receiver baud rate

f_{OSC} = oscillator frequency

6.12 **Baud rate selection**

The flexibility of the baud rate generator allows many different baud rates to be selected. A particular baud rate may be generated in several ways by manipulating the various prescaler and division ratio bits. Table 6-6 shows the baud rates that can be achieved, for five typical crystal frequencies. These are effectively the highest baud rates which can be achieved using a given crystal.

Table 6-6 SCI baud rate selection

							Crystal frequency – f _{OSC} (MHz)						
SCP1	SCP0	SCT/R2	SCT/R1	\$CT/R0	NP	NT/NR	4.194304	4.00	2.4576	2.00	1.8432		
0	0	0	0	0	1	1	131072	125000	76800	62500	57600		
0	0	0	0	1	1	2	65536	62500	38400	31250	28800		
0	0	0	1	0	1	4	32768	31250	19200	15625	14400		
0	0	0	1	1	1	8	16384	15625	9600	7813	7200		
0	0	1	0	0	1	16	8192	7813	4800	3906	3600		
0	0	1	0	1	1	32	4096	3906	2400	1953	1800		
0	0	1	1	0	1	64	2048	1953	1200	977	900		
0	0	1	1	1	1	128	1024	977	600	488	450		
0	1	0	0	0	3	1	43691	41667	25600	20833	19200		
0	1	0	0	1	3	2	21845	20833	12800	10417	9600		
0	1	0	1	0	3	4	10923	10417	6400	5208	4800		
0	1	0	1	1	3	8	5461	5208	3200	2604	2400		
0	1	1	0	0	3	16	2731	2604	1600	1302	1200		
0	1	1	0	1	3	32	1365	1302	800	651	600		
0	1	1	1	0	3	64	683	651	400	326	300		
0	1	1	1	1	3	128	341	326	200	163	150		
1	0	0	0	0	4	1	32768	31250	19200	15625	14400		
1	0	0	0	1	4	2	16384	15625	9600	7813	7200		
1	0	0	1	0	4	4	8192	7813	4800	3906	3600		
1	0	0	1	1	4	8	4096	3906	2400	1953	1800		
1	0	1	0	0	4	16	2048	1953	1200	977	900		
1	0	1	0	1	4	32	1024	977	600	488	450		
1	0	1	1	0	4	64	512	488	300	244	225		
1	0	1	1	1	4	128	256	244	150	122	113		
1	1	0	0	0	13	1	10082	9615	5908	4808	4431		
1	1	0	0	1	13	2	5041	4808	2954	2404	2215		
1	1	0	1	0	13	4	2521	2404	1477	1202	1108		
1	1	0	1	1	13	8	1260	1202	738	601	554		
1	1	1	0	0	13	16	630	601	369	300	277		
1	1	1	0	1	13	32	315	300	185	150	138		
1	1	1	1	0	13	64	158	150	92	75	69		
1	1	1	1	1	13	128	79	75	46	38	35		

Note: The examples shown above do not apply when the part is operating in slow mode (see Section 2.4.3).

6.13 SCI during STOP mode

When the MCU enters STOP mode, the baud rate generator driving the receiver and transmitter is shut down. This stops all SCI activity. Both the receiver and the transmitter are unable to operate.

If the STOP instruction is executed during a transmitter transfer, that transfer is halted. When STOP mode is exited as a result of an external interrupt, that particular transmission resumes.

If the receiver is receiving data when the STOP instruction is executed, received data sampling is stopped (baud generator stops) and the rest of the data is lost.

Warning: For the above reasons, all SCI transactions should be in the idle state when the STOP instruction is executed.

6.14 SCI during WAIT mode

The SCI system is not affected by WAIT mode and continues normal operation. Any valid SCI interrupt will wake-up the system. If required, the SCI system can be disabled prior to entering WAIT mode by writing a zero to the transmitter and receiver enable bits in the serial communication control register 2 at \$000F. This action will result in a reduction of power consumption during WAIT mode.

THIS PAGE LEFT BLANK INTENTIONALLY

PULSE LENGTH D/A CONVERTERS

The pulse length D/A converter (PLM) system works in conjunction with the timer to execute two 8-bit D/A conversions, with a choice of two repetition rates. (See Figure 7-1.)





Figure 7-1 PLM system block diagram

The D/A converter has two data registers associated with it, PLMA and PLMB.

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Pulse length modulation A (PLMA)	\$000A									0000 0000
Pulse length modulation B (PLMB)	\$000B									0000 0000

This is a dual 8-bit resolution D/A converter associated with two output pins (PLMA and PLMB). The outputs are pulse length modulated signals whose duty cycle ratio may be modified. These signals can be used directly as PLMs, or the filtered average may be used as general purpose analog outputs.

The longest repetition period is 4096 times the programmable timer clock period (CPU clock multiplied by four), and the shortest repetition period is 256 times the programmable timer clock period (the repetition rate frequencies for a 4 MHz crystal are 122 Hz and 1953 Hz respectively). Registers PLMA (\$0A) and PLMB (\$0B) are associated with the pulse length values of the two counters. A value of \$00 loaded into these registers results in a continuously low output on the corresponding D/A output pin. A value of \$80 results in a 50% duty cycle output, and so on, to the maximum value \$FF corresponding to an output which is at '1' for 255/256 of the cycle. When the MCU makes a write to register PLMA or PLMB the new value will only be picked up by the D/A converters at the end of a complete cycle of conversion. This results in a monotonic change of the DC component at the output without overshoots or vicious starts (a vicious start is an output which gives totally erroneous PLM during the period immediately following an update of the PLM D/A registers). This feature is achieved by double buffering of the PLM D/A registers. Examples of PWM output waveforms are shown in Figure 7-2.



T = 4 CPU clocks in fast mode and 64 CPU clocks in slow mode

Figure 7-2 PLM output waveform examples

Note:

Since the PLM system uses the timer counter, PLM results will be affected while resetting the timer counter. Both D/A registers are reset to \$00 during power-on or external reset. WAIT mode does not affect the output waveform of the D/A converters.

7.1 Miscellaneous register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Miscellaneous	\$000C	POR	INTP	INTN	INTE	SFA	SFB	SM	WDOG	?001 000?

SFA — Slow or fast mode selection for PLMA

This bit allows the user to select the slow or fast mode of the PLMA pulse length modulation output.

- 1 (set) Slow mode PLMA (4096 x timer clock period).
- 0 (clear) Fast mode PLMA (256 x timer clock period).

SFB — Slow or fast mode selection for PLMB

This bit allows the user to select the slow or fast mode of the PLMB pulse length modulation output.

- 1 (set) Slow mode PLMB (4096 x timer clock period).
- 0 (clear) Fast mode PLMB (256 x timer clock period).

The highest speed of the PLM system corresponds to the frequency of the TOF bit being set, multiplied by 256. The lowest speed of the PLM system corresponds to the frequency of the TOF bit being set, multiplied by 16. Because the SFA bit and SFB bit are not double buffered, it is mandatory to set them to the desired values before writing to the PLM registers; not doing so could temporarily give incorrect values at the PLM outputs.

SM — Slow mode

- 1 (set) The system runs at a bus speed 16 times lower than normal (f_{OSC}/32). SLOW mode affects all sections of the device, including SCI, A/D and timer.
- 0 (clear) The system runs at normal bus speed (f_{OSC}/2).

The SM bit is cleared by external or power-on reset. The SM bit is automatically cleared when entering STOP mode.

Note: The bits that are shown shaded in the above representation are explained individually in the relevant sections of this manual. The complete register plus an explanation of each bit can be found in Section 3.8

7.2 PLM clock selection

The slow/fast mode of the PLM D/A converters is selected by bits 1, 2, and 3 of the miscellaneous register at address \$000C (SFA bit for PLMA and SFB bit for PLMB). The slow/fast mode has no effect on the D/A converters' 8-bit resolution (see Figure 7-3).




Figure 7-3 PLM clock selection

7.3 PLM during STOP mode

On entering STOP mode, the PLM outputs remain at their particular level. When STOP mode is exited by an interrupt, the PLM systems resume regular operation. If STOP mode is exited by power-on or external reset the registers values are forced to \$00.

7.4 PLM during WAIT mode

The PLM system is not affected by WAIT mode and continues normal operation.

8 ANALOG TO DIGITAL CONVERTER

The analog to digital converter system consists of a single 8-bit successive approximation converter and a sixteen channel multiplexer. Eight of the channels are connected to the PD0/AN0 – PD7/AN7 pins of the MC68HC05B6 and the other eight channels are dedicated to internal reference points for test functions. The channel input pins do not have any internal output driver circuitry connected to them because such circuitry would load the analog input signals due to output buffer leakage current. There is one 8-bit result data register (address \$08) and one 8-bit status/control register (address \$09).

The A/D converter is ratiometric and two dedicated pins, VRH and VRL, are used to supply the reference voltage levels for all analog inputs. These pins are used in preference to the system power supply lines because any voltage drops in the bonding wires of the heavily loaded supply pins could degrade the accuracy of the A/D conversion. An input voltage equal to or greater than V_{RH} converts to \$FF (full scale) with no overflow indication and an input voltage equal to V_{RL} converts to \$00.

The A/D converter can operate from either the bus clock or an internal RC type oscillator. The internal RC type oscillator is activated by the ADRC bit in the A/D status/control register (ADSTAT) and can be used to give a sufficiently high clock rate to the A/D converter when the bus speed is too low to provide accurate results. When the A/D converter is not being used it can be disconnected, by clearing the ADON bit in the ADSTAT register, in order to save power (see Section 8.2.3).

For further information on A/D converter operation please refer to the M68HC11 Reference Manual — M68HC11RM/AD.

8.1 A/D converter operation

The A/D converter consists of an analog multiplexer, an 8-bit digital to analog converter capacitor array, a comparator and a successive approximation register (SAR) (see Figure 8-1).

There are eleven options that can be selected by the multiplexer; AN0–AN7, VRH, (VRH+VRL)/2 or VRL. Selection is done via the CHx bits in the ADSTAT register (see Section 8.2.3). AN0–AN7 are the only input points for A/D conversion operations; the others are reference points that can be used for test purposes.

The A/D reference input (AN0-AN7) is applied to a precision internal D/A converter. Control logic drives this D/A converter and the analog output is successively compared with the analog input sampled at the beginning of the conversion. The conversion is monotonic with no missing codes.




Figure 8-1 A/D converter block diagram

The result of each successive comparison is stored in the SAR and, when the conversion is complete, the contents of the SAR are transferred to the read-only result data register (\$08), and the conversion complete flag, COCO, is set in the A/D status/control register (\$09).

Warning: Any write to the A/D status/control register will abort the current conversion, reset the conversion complete flag and start a new conversion on the selected channel.

At power-on or external reset, both the ADRC and ADON bits are cleared; thus the A/D is disabled.

8.2 A/D registers

8.2.1 Port D data register (PORTD)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port D data (PORTD)	\$0003	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0 U	ndefined

Port D is an input-only port which routes the eight analog inputs to the A/D converter. When the A/D converter is disabled, the pins are configured as standard input-only port pins, which can be read via the port D data register.

Note:

When the A/D function is enabled, pins PD0–PD7 will act as analog inputs. Using a pin or pins as A/D inputs does not affect the ability to read port D as static inputs; however, reading port D during an A/D conversion sequence may inject noise on the analog inputs and result in reduced accuracy of the A/D result.

Performing a digital read of port D with levels other than V_{DD} or V_{SS} on the pins will result in greater power dissipation during the read cycle, and may give unpredictable results on the corresponding port D pins.

8.2.2 A/D result data register (ADDATA)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
A/D data (ADDATA)	\$0008									0000 0000

ADDATA is a read-only register which is used to store the results of A/D conversions. Each result is loaded into the register from the SAR and the conversion complete flag, COCO, in the ADSTAT register is set.

8.2.3 A/D status/control register (ADSTAT)

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset A/D status/control (ADSTAT) \$0009 COCO ADRC ADON CH3 CH2 CH1 ¢H0 0000 0000

COCO — Conversion complete flag

- 1 (set) COCO is set each time a conversion is complete, allowing the new result to be read from the A/D result data register (\$08). The converter then starts a new conversion.
- 0 (clear) COCO is cleared by reading the result data register or writing to the status/control register.

Reset clears the COCO flag.

ADRC — A/D RC oscillator control

The ADRC bit allows the user to control the A/D RC oscillator, which is used to provide a sufficiently high clock rate to the A/D to ensure accuracy when the chip is running at low speeds.

- 1 (set) When the ADRC bit is set, the A/D RC oscillator is turned on and, if ADON is set, the A/D runs from the RC oscillator clock. See Table 8-1.
- 0 (clear) When the ADRC bit is cleared, the A/D RC oscillator is turned-off and, if ADON is set, the A/D runs from the CPU clock.

When the A/D RC oscillator is turned on, it takes a time t_{ADRC} to stabilize (see Table 11-6 and Table 11-7). During this time A/D conversion results may be inaccurate.

Note: If the MCU bus clock falls below 1 MHz, the A/D RC oscillator should be switched on.

Power-on or external reset clears the ADRC bit.

Table 8-1 A/D clock selection

ADRC	ADON	RC oscillator	A/D converter	Comments
0	0	OFF	OFF	A/D switched off.
0	1	OFF	ON	A/D using CPU clock.
1	0	ON	OFF	Allows the RC oscillator to stabilize.
1	1	ON	ON	A/D using RC oscillator clock.

ADON — A/D converter on

The ADON bit allows the user to enable/disable the A/D converter.

1 (set) - A/D converter is switched on.

0 (clear) - A/D converter is switched off.

When the A/D converter is switched on, it takes a time t_{ADON} for the current sources to stabilize (see Table 11-6 and Table 11-7). Using the A/D converter before this time has elapsed may result in the incorrect operation of the A/D, even after t_{ADON} has elapsed. In this case ADON would have to be cleared and set again.

Power-on or external reset will clear the ADON bit, thus disabling the A/D converter.

CH3-CH0 — A/D channels 3, 2, 1 and 0

The CH3–CH0 bits allow the user to determine which channel of the A/D converter multiplexer is selected. See Table 8-2 for channel selection.

Reset clears the CH0-CH3 bits.

Table 8-2 A/D channel assignment

CH3	CH2	CH1	CH0	Channel selected
0	0	0	0	AN0
0	0	0	1	AN1
0	0	1	0	AN2
0	0	1	1	AN3
0	1	0	0	AN4
0	1	0	1	AN5
0	1	1	0	AN6
0	1	1	1	AN7
1	0	0	0	VRH pin (high)
1	0	0	1	(VRH + VRL) / 2
1	0	1	0	VRL pin (low)
1	0	1	1	VRL pin (low)
1	1	0	0	VRL pin (low)
1	1	0	1	VRL pin (low)
1	1	1	0	VRL pin (low)
1	1	1	1	VRL pin (low)

8.3 A/D converter during STOP mode

When the MCU enters STOP mode with the A/D converter turned on, the A/D clocks are stopped and the A/D converter is disabled for the duration of STOP mode, including the 4064 cycles start-up time. If the A/D RC oscillator is in operation it will also be disabled.

8.4 A/D converter during WAIT mode

The A/D converter is not affected by WAIT mode and continues normal operation.

In order to reduce power consumption the A/D converter can be disconnected, under software control using the ADON bit and the ADRC bit in the A/D status/control register at \$0009, before entering WAIT mode.

8.5 Port D analog input

The external analog voltage value to be processed by the A/D converter is sampled on an internal capacitor through a resistive path, provided by input-selection switches and a sampling aperture time switch, as shown in Figure 8-2. Sampling time is limited to 12 bus clock cycles. After sampling, the analog value is stored on the capacitor and held until the end of conversion. During this hold time, the analog input is disconnected from the internal A/D system and the external voltage source sees a high impedance input.

The equivalent analog input during sampling is an RC low-pass filter with a minimum resistance of 50 k Ω and a capacitance of at least 10pF. It should be noted that these are typical values measured at room temperature.




Figure 8-2 Electrical model of an A/D input pin

9 RESETS AND INTERRUPTS

9.1 Resets

The MC68HC05B6 can be reset in three ways: by the initial power-on reset function, by an active low input to the $\overline{\text{RESET}}$ pin or by a computer operating properly (COP) watchdog reset. Any of these resets will cause the program to go to its starting address, specified by the contents of memory locations \$1FFE and \$1FFF, and cause the interrupt mask bit in the condition code register to be set.




Figure 9-1 Reset timing diagram

9.1.1 Power-on reset

A power-on reset occurs when a positive transition is detected on VDD. The power-on reset function is strictly for power turn-on conditions and should not be used to detect drops in the power supply voltage. The power-on circuitry provides a stabilization delay (t_{PORL}) from when the oscillator becomes active. If the external \overline{RESET} pin is low at the end of this delay then the processor remains in the reset state until \overline{RESET} goes high. The user must ensure that the voltage on VDD has risen to a point where the MCU can operate properly by the time t_{PORL} has elapsed. If there is doubt, the external \overline{RESET} pin should remain low until the voltage on VDD has reached the specified minimum operating voltage. This may be accomplished by connecting an external RC circuit to this pin to generate a power-on reset (POR). In this case, the time constant must be great enough to allow the oscillator circuit to stabilize.

During power-on reset, the RESET pin is driven low during a t_{PORL} delay start-up sequence. t_{PORL} is defined by a user specified mask option to be either 16 cycles or 4064 cycles (see Section 1.2).

A software distinction between a power-on reset and an external reset can be made using the POR bit in the miscellaneous register (see Section 9.1.2).

9.1.2 Miscellaneous register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Miscellaneous	\$000C	POR (1)	INTP	INTN	INTE	SFA	SFB	SM	WDOG ⁽²⁾	?001 000?

- (1) The POR bit is set each time there is a power-on reset.
- (2) The state of the WDOG bit after reset is dependent on the mask option selected; 1=watchdog enabled, 0=watchdog disabled.

POR — Power-on reset bit

This bit is set each time the device is powered on. Therefore, the state of the POR bit allows the user to make a software distinction between a power-on and an external reset. This bit cannot be set by software and is cleared by writing it to zero.

- 1 (set) A power-on reset has occurred.
- 0 (clear) No power-on reset has occurred.

Note: The bits shown shaded in the above representation are explained individually in the relevant sections of this manual. The complete register plus an explanation of each bit can be found in Section 3.8.

9.1.3 RESET pin

When the oscillator is running in a stable condition, the MCU is reset when a logic zero is applied to the $\overline{\text{RESET}}$ input for a minimum period of 1.5 machine cycles (t_{CYC}). An internal Schmitt Trigger is used to improve noise immunity on this pin. When the $\overline{\text{RESET}}$ pin goes high, the MCU will resume operation on the following cycle. When a reset condition occurs internally, i.e. from POR or the COP watchdog, the $\overline{\text{RESET}}$ pin provides an active-low open drain output signal which may be used to reset external hardware. Current limitation to protect the pull-down device is provided in case an RC type external reset circuit is used.

9.1.4 Computer operating properly (COP) watchdog reset

The watchdog counter system consists of a divide-by-8 counter, preceded by a fixed divide-by-4 and a fixed divide-by-256 prescaler, plus control logic as shown in Figure 9-2. The divide-by-8 counter can be reset by software.




Figure 9-2 Watchdog system block diagram

Warning: The input to the watchdog system is derived from the carry output of bit 7 of the free running timer counter. Therefore, a reset of the timer may affect the period of the watchdog timeout.

The watchdog system can be automatically enabled, following power-on or external reset, via a mask option (see Section 1.2), or it can be enabled by software by writing a '1' to the WDOG bit in the miscellaneous register at \$000C (see Section 9.1.2). Once enabled, the watchdog system

cannot be disabled by software (writing a 'zero' to the WDOG bit has no effect at any time). In addition, the WDOG bit acts as a reset mechanism for the watchdog counter. Writing a '1' to this bit clears the counter to its initial value and prevents a watchdog timeout.

WDOG — Watchdog enable/disable

The WDOG bit can be used to enable the watchdog timer previously disabled by a mask option. Following a watchdog reset the state of the WDOG bit is as defined by the mask option specified.

- 1 (set) Watchdog enabled and counter cleared.
- 0 (clear) The watchdog cannot be disabled by software; writing a zero to this bit has no effect.

The divide-by-8 watchdog counter will generate a main reset of the chip when it reaches its final state; seven clocks are necessary to bring the watchdog counter from its clear state to its final state. This reset appears after time t_{DOG} since the last clear or since the enable of the watchdog counter system. The watchdog counter, therefore, has to be cleared periodically, by software, with a period less than t_{DOG} .

The reset generated by the watchdog system is apparent at the RESET pin (see Figure 9-2). The RESET pin level is re-entered in the control logic, and when it has been maintained at level 'zero' for a minimum of t_{DOGI}, the RESET pin is released.

9.1.4.1 COP watchdog during STOP mode

The STOP instruction is inhibited when the watchdog system is enabled. If a STOP instruction is executed while the watchdog system is enabled, then a watchdog reset will occur as if there were a watchdog timeout. In the case of a watchdog reset due to a STOP instruction, the oscillator will not be affected, thus there will be no t_{PORL} cycles start-up delay. On start-up, the watchdog will be configured according to the user specified mask option.

9.1.4.2 COP watchdog during WAIT mode

The state of the watchdog during WAIT mode is selected via a mask option (see Section 1.2) to be one of the options below:

Watchdog enabled — the watchdog counter will continue to operate during WAIT mode and a reset will occur after time t_{DOG} .

Watchdog disabled — on entering WAIT mode, the watchdog counter system is reset and disabled. On exiting WAIT mode the counter resumes normal operation.

9.1.5 Functions affected by reset

When processing stops within the MCU for any reason, i.e. power-on reset, external reset or the execution of a STOP or WAIT instruction, various internal functions of the MCU are affected. Table 9-1 shows the resulting action of any type of system reset, but not necessarily in the order in which they occur.

Table 9-1 Effect of RESET, POR, STOP and WAIT

Function/effect	RESET	POR	WAIT	STOP
Timer prescaler set to zero	Х	Х	-	-
Timer counter set to \$FFFC	Х	Х	-	-
All timer enable bits cleared (disable)	Х	Х	-	-
Data direction registers cleared (inputs)	Х	Х	-	-
Stack pointer set to \$00FF	Х	Х	-	-
Force internal address bus to restart	Х	Х	-	-
Vector \$1FFE, \$1FFF	Х	Х	-	-
Interrupt mask bit (I-bit CCR) set to 1	Х	Х	-	-
Interrupt mask bit (I-bit CCR) cleared	-	-	х	х
Set interrupt enable bit (INTE)	Х	Х	-	-
Set POR bit in miscellaneous register	-	Х	-	-
Reset STOP latch	Х	Х	_	_
Reset IRQ latch	х	Х	-	_
Reset WAIT latch	х	Х	_	_
SCI disabled	Х	Х	-	-
SCI status bits cleared (except TDRE and TC)	Х	Х	-	-
SCI interrupt enable bits cleared	Х	Х	-	-
SCI status bits TDRE and TC set	Х	Х	-	-
Oscillator disabled for 4064 cycles	-	Х	-	Х
Timer clock cleared	-	Х	-	х
SCI clock cleared	-	Х	-	х
A/D disabled	Х	Х	-	Х
SM bit in the miscellaneous register cleared	Х	Х	_	х
Watchdog counter reset	Х	Х	х	х
WDOG bit in the miscellaneous register reset	х	Х	-	х
EEPROM control bits (see Section 3.5.1)	Х	Х	_	х

x = Described action takes place

^{- =} Described action does not take place

9.2 Interrupts

The MCU can be interrupted by four different sources: three maskable hardware interrupts and one non maskable software interrupt:

- External signal on the IRQ pin
- Serial communications interface (SCI)
- · Programmable timer
- Software interrupt instruction (SWI)

Interrupts cause the processor to save the register contents on the stack and to set the interrupt mask (I-bit) to prevent additional interrupts. The RTI instruction (ReTurn from Interrupt) causes the register contents to be recovered from the stack and normal processing to resume. While executing the RTI instruction, the value of the I-bit is replaced by the corresponding I-bit stored on the stack.

Unlike reset, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete. The current instruction is the one already fetched and being operated on. When the current instruction is complete, the processor checks all pending hardware interrupts. If interrupts are not masked (I-bit clear) and the corresponding interrupt enable bit is set, the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed.

Note: Power-on and external reset clear all interrupt enable bits, but set the INTE bit in the miscellaneous register, thus preventing interrupts during the reset sequence.

9.2.1 Interrupt priorities

Each potential interrupt source is assigned a priority level, which means that if more than one interrupt is pending at the same time, the processor will service the one with the highest priority first. For example, if both an external interrupt and a timer interrupt are pending after an instruction execution, the external interrupt is serviced first.

Table 9-2 shows the relative priority of all the possible interrupt sources. Figure 9-3 shows the interrupt processing flow.

9.2.2 Nonmaskable software interrupt (SWI)

The software interrupt (SWI) is an executable instruction and a nonmaskable interrupt: it is executed regardless of the state of the I-bit in the CCR. If the I-bit is zero (interrupts enabled), SWI is executed after interrupts that were pending when the SWI was fetched, but before interrupts

Table 9-2 Interrupt priorities

Source	Register	Flags	Vector address	Priority
Reset	_	_	\$1FFE, \$1FFF	highest
Software interrupt (SWI)	_	_	\$1FFC, \$1FFD	1
External interrupt (IRO)	_	_	\$1FFA, \$1FFB	↑
Timer input captures	TSR	ICF1, ICF2	\$1FF8, \$1FF9	1
Timer output compares	TSR	OCF1, OCF2	\$1FF6, \$1FF7	1
Timer overflow	TSR	TOF	\$1FF4, \$1FF5]
Serial communications interface (SCI)	SCSR	TDRE, TC, OR, RDRF, IDLE	\$1FF2, \$1FF3	lowest

generated after the SWI was fetched. The SWI interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.

9.2.3 Maskable hardware interrupts

If the interrupt mask bit in the CCR is set, all maskable interrupts (internal and external) are masked. Clearing the I-bit allows interrupt processing to occur.

Note:

The internal interrupt latch is cleared in the first part of the interrupt service routine; therefore, one external interrupt pulse could be latched and serviced as soon as the I-bit is cleared.

9.2.3.1 External interrupt (IRQ)

If the interrupt mask in the condition code register has been cleared and the interrupt enable bit (INTE) is set and the signal on the external interrupt pin (IRQ) satisfies the condition selected by the option control bits (INTP and INTN), then the external interrupt is recognized. INTE, INTP and INTN are all bits contained in the miscellaneous register at \$000C. When the interrupt is recognized, the current state of the CPU is pushed onto the stack and the I-bit is set. This masks further interrupts until the present one is serviced. The external interrupt service routine address is specified by the content of memory locations \$1FFA and \$1FFB.




Figure 9-3 Interrupt flow chart

9.2.3.2 Miscellaneous register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Miscellaneous	\$000C	POR	INTP	INTN	INTE	SFA	SFB	SM	WDOG	?001 000?

Note:

The bits shown shaded in the above representation are explained individually in the relevant sections of this manual. The complete register plus an explanation of each bit can be found in Section 3.8.

INTP, INTN — External interrupt sensitivity options

These two bits allow the user to select which edge the \overline{IRQ} pin is sensitive to as shown in Table 9-3. Both bits can be written to only while the I-bit is set, and are cleared by power-on or external reset. Therefore the device is initialised with negative edge and low level sensitivity.

Table 9-3 IRQ sensitivity

INTP	INTN	IRQ sensitivity
0	0	Negative edge and low level sensitive
0	1	Negative edge only
1	0	Positive edge only
1	1	Positive and negative edge sensitive

INTE — External interrupt enable

External interrupt function (IRQ) enabled.

0 (clear) - External interrupt function (IRQ) disabled.

The INTE bit can be written to only while the I-bit is set, and is set by power-on or external reset, thus enabling the external interrupt function.

Table 9-3 describes the various triggering options available for the IRQ pin, however it is important to re-emphasize here that in order to avoid any conflict and spurious interrupt, it is only possible to change the external interrupt options while the I-bit is set. Any attempt to change the external interrupt option while the I-bit is clear will be unsuccessful. If an external interrupt is pending, it will automatically be cleared when selecting a different interrupt option.

Note:

If the external interrupt function is disabled by the INTE bit and an external interrupt is sensed by the edge detector circuitry, then the interrupt request is latched and the interrupt stays pending until the INTE bit is set. The internal latch of the external interrupt is cleared in the first part of the service routine (except for the low level interrupt which is not latched); therefore, only one external interrupt pulse can be latched during t_{II II} and serviced as soon as the I-bit is cleared.

9.2.3.3 Timer interrupts

There are five different timer interrupt flags (ICF1, ICF2, OCF1, OCF2 and TOF) that will cause a timer interrupt whenever they are set and enabled. These five interrupt flags are found in the five most significant bits of the timer status register (TSR) at location \$0013. ICF1 and ICF2 will vector to the service routine defined by \$1FF8-\$1FF9, OCF1 and OCF2 will vector to the service routine defined by \$1FF6-\$1FF7 and TOF will vector to the service routine defined by \$1FF4-\$1FF5 as shown in Figure 5.1.

There are three corresponding enable bits; ICIE for ICF1 and ICF2, OCIE for OCF1 and OCF2, and TOIE for TOF. These enable bits are located in the timer control register (TCR) at address \$0012. See Section 5.2.1 and Section 5.2.2 for further information.

9.2.3.4 Serial communications interface (SCI) interrupts

There are five different interrupt flags (TDRE, TC, OR, RDRF and IDLE) that cause SCI interrupts whenever they are set and enabled. These five interrupt flags are found in the five most significant bits of the SCI status register (SCSR) at location \$0010.

There are four corresponding enable bits: TIE for TDRE, TCIE for TC, RIE for OR and RDRF, and ILIE for IDLE. These enable bits are located in the serial communications control register 2 (SCCR2) at address \$000F. See Section 6.11.3 and Section 6.11.4.

The SCI interrupt causes the program counter to vector to the address pointed to by memory locations \$1FF2 and \$1FF3 which contain the starting address of the interrupt service routine. Software in the SCI interrupt service routine must determine the priority and cause of the interrupt by examining the interrupt flags and the status bits located in the serial communications status register SCSR (address \$0010).

The general sequence for clearing an interrupt is a software sequence of accessing the serial communications status register while the flag is set followed by a read or write of an associated register. Refer to Section 6 for a description of the SCI system and its interrupts.

9.2.4 Hardware controlled interrupt sequence

The following three functions: reset, STOP and WAIT, are not in the strictest sense interrupts. However, they are acted upon in a similar manner. Flowcharts for STOP and WAIT are shown in Figure 2.4.

- RESET: A reset condition causes the program to vector to its starting address, which is contained in memory locations \$1FFE (MSB) and \$1FFF (LSB). The I-bit in the condition code register is also set, to disable interrupts.
- STOP: The STOP instruction causes the oscillator to be turned off and the processor to 'sleep' until an external interrupt (IRQ) or occurs or the device is reset.
- WAIT: The WAIT instruction causes all processor clocks to stop, but leaves the timer clocks running. This 'rest' state of the processor can be cleared by reset, an external interrupt (IRQ), a timer interrupt or an SCI interrupt. There are no special WAIT vectors for these individual interrupts.

THIS PAGE LEFT BLANK INTENTIONALLY

10 CPU CORE AND INSTRUCTION SET

This section provides a description of the CPU core registers, the instruction set and the addressing modes of the MC68HC05B6.

10.1 Registers

The MCU contains five registers, as shown in the programming model of Figure 10-1. The interrupt stacking order is shown in Figure 10-2.




Figure 10-1 Programming model




Figure 10-2 Stacking order

10.1.1 Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

10.1.2 Index register (X)

The index register is an 8-bit register, which can contain the indexed addressing value used to create an effective address. The index register may also be used as a temporary storage area.

10.1.3 Program counter (PC)

The program counter is a 16-bit register, which contains the address of the next byte to be fetched.

10.1.4 Stack pointer (SP)

The stack pointer is a 16-bit register, which contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the ten most significant bits are permanently set to 0000000011. These ten bits are appended to the six least significant register bits to produce an address within the range of \$00C0 to \$00FF. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer wraps around and overwrites the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

10.1.5 Condition code register (CCR)

The CCR is a 5-bit register in which four bits are used to indicate the results of the instruction just executed, and the fifth bit indicates whether interrupts are masked. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.

Half carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

When this bit is set all maskable interrupts are masked. If an interrupt occurs while this bit is set, the interrupt is latched and remains pending until the interrupt bit is cleared.

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative.

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry/borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions and during shifts and rotates.

10.2 Instruction set

The MCU has a set of 62 basic instructions. They can be grouped into five different types as follows:

- Register/memory
- Read/modify/write
- Branch
- Bit manipulation
- Control

The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

This MCU uses all the instructions available in the M146805 CMOS family plus one more: the unsigned multiply (MUL) instruction. This instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is then stored in the index register and the low-order product is stored in the accumulator. A detailed definition of the MUL instruction is shown in Table 10-1.

10.2.1 Register/memory Instructions

Most of these instructions use two operands. The first operand is either the accumulator or the index register. The second operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 10-2 for a complete list of register/memory instructions.

10.2.2 Branch instructions

These instructions cause the program to branch if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to Table 10-3.

10.2.3 Bit manipulation instructions

The MCU can set or clear any writable bit that resides in the first 256 bytes of the memory space (page 0). All port data and data direction registers, timer and serial interface registers, control/status registers and a portion of the on-chip RAM reside in page 0. An additional feature allows the software to test and branch on the state of any bit within these locations. The bit set, bit clear, bit test and branch functions are all implemented with single instructions. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to Table 10-4.

10.2.4 Read/modify/write instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to this sequence of reading, modifying and writing, since it does not modify the value. Refer to Table 10-5 for a complete list of read/modify/write instructions.

10.2.5 Control instructions

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 10-6 for a complete list of control instructions.

10.2.6 Tables

Tables for all the instruction types listed above follow. In addition there is a complete alphabetical listing of all the instructions (see Table 10-7 and Table 10-8), and an opcode map for the instruction set of the M68HC05 MCU family (see Table 10-9).

Table 10-1 MUL instruction

Operation	X:	$A^*X \rightarrow A$												
	Multiplies the eight bits in the index register by the eight													
Description	bits in the accumulator	and places	the 16-bit r	esult in the										
	concatenated accumula	tor and ind	ex register.											
	H:C	H : Cleared												
Condition	l : N	lot affected												
codes	N : Not affected													
codes	Z : N	ot affected												
	C : C	leared												
Source		MUL												
Form	Addressing mode	Addressing mode Cycles Bytes Opcoo												
FUIII	Inherent	1	\$42											

Table 10-2 Register/memory instructions

									Addı	ressir	ng mo	des								
		lm	Immediate Direct					Ex	tende	ed	"	ndexe (no offset	_		Indexed (8-bit offset)			Indexed (16-bit offset)		
Function	Mnemonic	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	
Load A from memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D 6	3	5	
Load X from memory	LDX	ΑE	2	2	BE	2	3	CE	3	4	FE	1	3	ĒΕ	2	4 1	ÞΕ	3	5	
Store A in memory	STA				В7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6	
Store X in memory	STX				BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6	
Add memory to A	ADD	AB	2	2	ВВ	2	3	СВ	3	4	FB	1	3	ЕВ	2	4 1	В	3	5	
Add memory and carry to A	ADC	A9	2	2	В9	2	3	С9	3	4	F9	1	3	E9	2	4	D9	3	5	
Subtract memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5	
Subtract memory from A with borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	
AND memory with A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D 4	3	5	
OR memory with A	ORA	AA	2	2	ВА	2	3	CA	3	4	FA	1	3 I	A	2	4 1	A	3	5	
Exclusive OR memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D 8	3	5	
Arithmetic compare A with memory	CMP	A1	2	2	В1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5	
Arithmetic compare X with memory	СРХ	А3	2	2	ВЗ	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5	
Bit test memory with A (logical compare)	BIT	A 5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5	
Jump unconditional	JMP				BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4	
Jump to subroutine	JSR				BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7	

Table 10-3 Branch instructions

		Relative addressing mode					
Function	Mnemonic	Opcode	# Bytes	# Cycles			
Branch always	BRA	20	2	3			
Branch never	BRN	21	2	3			
Branch if higher	BHI	22	2	3			
Branch if lower or same	BLS	23	2	3			
Branch if carry clear	BCC	24	2	3			
(Branch if higher or same)	(BHS)	24	2	3			
Branch if carry set	BCS	25	2	3			
(Branch if lower)	(BLO)	25	2	3			
Branch if not equal	BNE	26	2	3			
Branch if equal	BEQ	27	2	3			
Branch if half carry clear	BHCC	28	2	3			
Branch if half carry set	BHCS	29	2	3			
Branch if plus	BPL	2A	2	3			
Branch if minus	BMI	2B	2	3			
Branch if interrupt mask bit is clear	BMC	2C	2	3			
Branch if interrupt mask bit is set	BMS	2D	2	3			
Branch if interrupt line is low	BIL	2E	2	3			
Branch if interrupt line is high	BIH	2F	2	3			
Branch to subroutine	BSR	AD	2	6			

Table 10-4 Bit manipulation instructions

		Addressing Modes												
		Е	3it set/clea	ar	Bit test and branch									
Function	Mnemonic	Opcode	# Bytes	# Cycles	Opcode i	#Bytes #	Cycles							
Branch if bit n is set	BRSET n (n=0-7)				2•n	3	5							
Branch if bit n is clear	BRCLR n (n=0-7)				01+2•n	3	5							
Set bit n	BSET n (n=0-7)	10+2•n	2	5										
Clear bit n	BCLR n (n=0-7)	11+2•n	2	5										

Table 10-5 Read/modify/write instructions

							A	ddres	sing	mode	es							
		Inherent (A)			In	Inherent (X)			Direct			Indexed (no offset)			Indexed (8-bit offset)			
Function	Mnemonic	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles		
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6		
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6		
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6		
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6		
Negate (two's complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6		
Rotate left through carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6		
Rotate right through carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6		
Logical shift left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6		
Logical shift right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6		
Arithmetic shift right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6		
Test for negative or zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5		
Multiply	MUL	42	1	11														

Table 10-6 Control instructions

		Inherent	Inherent addressing mode							
Function	Mnemonic	Opcode	# Bytes	# Cycles						
Transfer A to X	TAX	97	1	2						
Transfer X to A	TXA	9F	1	2						
Set carry bit	SEC	99	1	2						
Clear carry bit	CLC	98	1	2						
Set interrupt mask bit	SEI	9B	1	2						
Clear interrupt mask bit	CLI	9A	1	2						
Software interrupt	SWI	83	1	10						
Return from subroutine	RTS	81	1	6						
Return from interrupt	RTI	80	1	9						
Reset stack pointer	RSP	9C	1	2						
No-operation	NOP	9D	1	2						
Stop	STOP	8E	1	2						
Wait	WAIT	8F	1	2						

Table 10-7 Instruction set (1 of 2)

Mnomonio			Condition codes												
Mnemonic	INH	IMM	DIR	EXT	REL	IX	IX1	IX2	BSC	втв	Н	I	N	Z	c
ADC											\Q	•	0	0	0
ADD											\Q	•	0	0	0
AND												•	0	\	٠.
ASL												•	0	0	0
ASR												•	0	\ \	0
BCC												•	•		١.
BCLR													•	٠.	١.
BCS													•	٠.	١.
BEQ															١.
BHCC															١.
BHCS															١.
BHI															١.
BHS														١.	١.
BIH														١.	١.
BIL														١.	١.
BIT													0	\ \	١.
BLO														٠.	١.
BLS														٠.	١.
BMC															١.
BMI														٠.	١.
BMS															١.
BNE															٠.
BPL															١.
BRA															٠.
BRN															١.
BRCLR												•	•	٠.	0
BRSET														١.	0
BSET														١.	١.
BSR														١.	١.
CLC															0
CLI												0			١.
CLR													0	1	١.
CMP							+						0	0	

Address mode abbreviations Condition code symbols BSC Bit set/clear IMM Immediate Tested and set if true, H Half carry (from bit 3) cleared otherwise BTB Bit test & branch Indexed (no offset) Interrupt mask Not affected DIR Direct IX1 Indexed, 1 byte offset ? Load CCR from stack N Negate (sign bit) EXT Extended IX2 Indexed, 2 byte offset 0 Cleared Z Zero INH Inherent REL Relative C Carry/borrow Not implemented

Table 10-8 Instruction set (2 of 2)

Mnemonic				Ac	dressi	ng mo	des				С	ondi	tion	codes	5
winemonic	INH	IMM	DIR	EXT	REL	IX	IX1	IX2	BSC	втв	Н	I	N	Z	c
COM												•	0	◊	1
CPX											•	•	0	0	◊
DEC											•	•	0	0	•
EOR											•	•	0	0	•
INC													0	\(\rightarrow\)	•
JMP													•	•	•
JSR													•	•	•
LDA													0	\(\)	•
LDX													0	\(\)	•
LSL												•	0	\(\)	\(\)
LSR													0	\(\)	◊
MUL											0		•		0
NEG													0	\(\)	◊
NOP													•	•	•
ORA													0	\(\)	•
ROL													0	\(\)	◊
ROR													0	\(\)	◊
RSP															•
RTI											?	?	?	?	?
RTS															•
SBC													0	\(\)	◊
SEC															1
SEI												1			
STA													0	\(\)	
STOP												0			
STX													0	\(\)	
SUB													0	\(\)	◊
SWI											•	1	•		•
TAX											•	•	•	•	•
TST													0	\(\)	•
TXA													•	•	•
WAIT											٠.	0			





Table 10-9 M68HC05 opcode map

×	High T		1111 Lp	SUB 3 CMP 3	1111 Log X X X X X X X X X	1111 SUB 3 CMP 3 C	1111 SUB 3 S	SUB 3 1 100	1111 SUB 3	1111 100	1111 STA 4 EOR 13 STA 14 EOR 14 STA 14 EOR 14 EOR 14 EOR 15 EOR 1	1111 LOM SUB X SUB	1111 Lbb SUB X SUB	1111 Lbb	1111 LOM SUB X SUB	SUB	1111 150
ory X2 IX1			1110	1110 5 SUB 12 2 CMP	5 SUB 1110 5 SUB 122 CMP 5 CMP 5 SBC	E 1110 SUB CMP CMP CMP SUB SUB CMP SUB	E 1110 S S S S S S S S	E 1110 1110 1110 1120	1110 1110 1110 1110 1110 1110 1110 111	1110 1110 1110 1110 1110 1110 1110 111	1110 1110 1110 1110 1110 1110 1110 111	1110 1110 1110 1110 1110 1110 1110 111	1110 1110	1110 1110 1110 1110 1110 1110 1110 111	1110 1110 1110 1110 1110 1110 1110 111	1110 1110	1110 1110 1110 1110 1110 1110 1110 111
Register/memor y			1101 SUB	1101 4 SUB SXT 3 CMP	1101 4 SUB 2XT 3 4 CMP 4 SBC	2XT 3 CMP 2ST 3 CMP 4 SUB 2ST 3 CMP 4 SBC 2ST 3 CPX 3	2XT 3 CMP SXT 3 CMP SXT 3 CMP SXT 3 CMP SXT 3 CMP A SBC SXT 3 CMP A AND SXT 3 AND	XXT 3 SUB XXT 3 SUB XXT 3 CPX XXT 3 CPX	SUB CMP CMP SBC CMP SBC CPX CPX CPX LDA	1101 201 308 4 308 201 301 302 4 4 300 201 302 303 303 304 304 305 305 305 305 305 305 305 305	SUB CMP CMP AND AND BIT LDA STA EOR	SUB SUB CMP AND AND BIT LDA STA STA ADC ADC ADC ADD ADD ADD ADD ADD ADD AD	SUB SUB CMP CPX CPX AND BIT LDA STA STA ADC ORA	SUB SUB SBC CPX AND AND BIT LDA ADD ORA ADD ADD ADD ADD ADD ADD ADD ADD ADD A	SUB SUB SUB COMP AND AND ADC ORA ADD	SUB SUB COMP SUB COPX AND BIT LDA STA STA AND ORA ADO ORA ADO ORA	SUB
DIR] `		SUB 3	SUB 3 CMP 3	SUB 3 2 DIR 3 2 CMP 3 6 2 SBC 3 2 SBC 3	SUB 3 CMP 3 CMP 3 2 SBC 2 2 CPX 3	SUB 3 CMP 3 CP CMP 3	2 SUB 3 CMP	SUB 3	SUB DIR 3 C CMP 3 C CMP 3 C CMP 3 C CMP 3 C CPX 4 C CPX 5 C CPX 5 C CPX 6 C CPX 6 C CPX 7 C	SUB 3 2 CMP 3 2 CMP 3 2 CPX 3 CPX 3 CPX 3 CPX 3 2 CPX 4 2 CPX 3 2 CPX 4 2 CPX 4 CPX 5 CP	SUB 3	SUB 0PR 3 COMP 3 COMP 18 SEC 0PR 3 COMP 3 COMP 3 SEC 0PR 3 COPX	SUB 0	SUB 3	SUB DIR 3 COMP 3 SEC DIR 3 COMP 3 SEC DIR 3 COMP 3 SEC DIR 3 COPX 3 CO	SUB DIR 3 COMP B BIT DIR 3 COMP B BIT DIR 3 COPA DIR 3 ADD DIR
	Α ζ		SUB	SUB 2 CMP 2 CMP 2 CMP 2	2 SUB 12 CMP 2 CMP 2 SUB 12 SUB 2 SUB 2 SUB 2 SUB 12 SUB 1	SUB IMM 2 CMP 2 CMP 2 CMP 2 CMP 2 CMP 2 CMM 2	SUB MM 2 CMP 2 C	SUB 18M1 2 CMP 2 CMP 2 SBC 18M 2 SBC 3 SBC	SUB IMM 2 CMP CMP 2 CMP	2 SUB 2 CMP 2 CMP 2 CMP 2 AND 3 AND 3 AND 4 LDA 5 LDA	2 CMP	2 CMP 2 CMP 2 CMP 2 CMP 2 BEC 3 BT 2 LDA 3 LDA 4 CMP 4 CMP 4 CMP 4 AND AMP 5 CMP 6 C	2 SUB 2 CMP 2 SBC 2 CPX 2 ANDD 2 ANDD 2 LDA 2 LDA 2 LDA 4 CPX 4 ADC 4 CPX 6 CPX 6 CPX 6 CPX 7 CPX 8 FT 7 CPX 8 FT 8 CPX 8	2 SUB 2 CMP 2 CPX 2 CPX 2 CPX 2 AND 2 LDA 2 LDA 4 EOR 4 ADC 6 ADC 6 ADC 6 ADC 7 ADC 8	2 SUBC 2 SBC 2 SBC 2 CPX 2 CPX 2 LDA 2 LDA 3 LDA 4 LDA 4 LDA 6 LDA 6 LDA 6 LDA 6 LDA 7 LDA 7 LDA 7 LDA 7 LDA 8 LDA	2 SUB 2 CMP 2 CMP 2 CPX 2 CPX 2 ANDD 2 ANDD 2 ANDD 2 ANDD 2 ANDD 3 EOR 4 ADC 4 ADC 4 ADC 6 ADC 8 AD	2 SUB 2 CMP 2 CMP 2 CPX 2 CPX 2 LDA 2 LDA 2 LDA 3 BIT 4 ADD 6 ADD 6 ADD 6 ADD 6 ADD 7 ADD 8 ADDD 8 ADDDD 8 ADDDD 8 ADDDD 8 ADDDD 8 ADDDD 8 ADDDD 8 ADDDD 8 ADDDDD 8 ADDDDD 8 ADDDDD 8 ADDDDDDD 8 ADDDDDDDDD 8 ADDDDDDDDDDDDD 8 ADDDDDDDDDDDD 8 ADDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD
		6		RTS 6	RTS 6	RTS 6 NWH 10 SWI 10 SWI 10 NWH	RTS 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	RTS 6 NH	RTS NH IN	NH INH INH INH INH INH INH INH INH INH I	NA 1 TAX	1 TAX	1 TAX	1 TAX 1 CLC	1 TAX 1 SEC 1 SE	NA NOP	NOP
×		10 0111 EG ⁶ NEG ⁵		X F	X		6 COM COM LSR LSR	COM KI 1 COM KI 1 LSR	KM 6 KM 1 COM 6 KM 1 LSR 6 KM 1 ROR 1 ROR	(K)	KI COM KI LSR KI			N N N N N N N N N N	NC NC NC NC NC NC NC NC	N N N N N N N N N N	
INH IXI	,	m	INH Z			COMX COM	M 3 3 4 2 4 3 4 4 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	4H 2 2 KH 3 3 KH 3 3 KH 5 5 KH 5 KH 5 5 KH	MH 2 3 4 2 4 4 2 4 4 2 4 4 4 2 4 4 4 4 4 4	T 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 3 2 3 3 3 3 3 4 3 3	7 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	H 3 2 2 2 2 1 3 1 3 2 3 1 3 3 1 3 3 1 3 3 1 3 3 1 3 3 1 3 3 1 3 3 1 3 3 1 3 3 1 3	2	1 1 2 3 2 3 2 3 <td>H 3 L 3 L 3 L 3 L 3 L 3 L 3 L 3 L 3 L 3</td>	H 3 L 3 L 3 L 3 L 3 L 3 L 3 L 3 L 3 L 3
¥	4	0100 NEGA	L MH L		MUL 11	I INH I	MUL II MUL ON II COMA 3 LSRA 3 LSRA 3 NH 1	MUL III COMA	MUL "H COMA" COMA" 1 LSRA 1 LS	MUL "NH 1 COMA" 3 COMA	MUL	MUL NH 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	MUL III COMA II LSRA II LSLA I	MUL MH 1 COMM 1	MUL	MUL III COMMA II LSRA II LSLA	MUL
DIR		3 NEG	KEL 2	N SEL	N REL	REL 3 COM	COM	REL 3 COM 13 COM 13 LSR 14 15 15 15 15 15 15 15 15 15 15 15 15 15	COM	COM	COM LSR ROR ASR	COM LSR ROR ROL	COM ROR ROR ROLL LSC ROLL LSC DECC	COM LSR ASR LSL LSL	COM ROR ROR ROLL LSL LSL LSL LSL LSL LSL LSL LSL LSL	LSR ROR ROLL LSR LSR LSR LSR LSR LSR LSR LSR LSR L	COM LSR ROR ASR ASR ROL LST LST TST TST
BTB BSC REL		0001 0010 BSET0 ⁵ BRA	8SC 2	BCLR0 BRN BSC 2	R0 5 2 2 1T1 5 2 2	2 2 2	0 0 0 0										
		0.5	71	BRCLR0 BG	2 2	2 2 2 B		2 2 2 2 2 2 2 2 2 3 2 3 3 3 3 3 3 3 3 3									
BTB	0 8	BR B			c) c)	m m m	m m m	8 8 8 8	8 8 8 8 8	3 3 3 3 3 3	8 8 8 8 8 8	E E E E E E E	8 8 8 8 8 8 8	9 9 9 9 9 9 9	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		



10.3 Addressing modes

Ten different addressing modes provide programmers with the flexibility to optimize their code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions; the longest instructions (three bytes) enable access to tables throughout memory. Short absolute (direct) and long absolute (extended) addressing are also included. One or two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory locations.

The term 'effective address' (EA) is used in describing the various addressing modes. The effective address is defined as the address from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate 'contents of' the location or register referred to. For example, (PC) indicates the contents of the location pointed to by the PC (program counter). An arrow indicates 'is replaced by' and a colon indicates concatenation of two bytes. For additional details and graphical illustrations, refer to the M6805 HMOS/M146805 CMOS Family Microcomputer/ Microprocessor User's Manual or to the M68HC05 Applications Guide.

10.3.1 Inherent

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, as well as the control instruction, with no other arguments are included in this mode. These instructions are one byte long.

10.3.2 **Immediate**

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g. a constant used to initialize a loop counter).

$$EA = PC+1$$
; $PC \leftarrow PC+2$

10.3.3 Direct

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

$$\label{eq:energy} \begin{split} \text{EA} &= (\text{PC+1}); \text{PC} \leftarrow \text{PC+2} \\ \text{Address bus high} &\leftarrow 0; \text{Address bus low} \leftarrow (\text{PC+1}) \end{split}$$

10.3.4 Extended

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction. When using the Motorola assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the short form of the instruction.

$$EA = (PC+1):(PC+2); PC \leftarrow PC+3$$
Address bus high \leftarrow (PC+1); Address bus low \leftarrow (PC+2)

10.3.5 Indexed, no offset

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

$$EA = X; PC \leftarrow PC+1$$
 Address bus high \leftarrow 0; Address bus low \leftarrow X

10.3.6 Indexed, 8-bit offset

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. Therefore the operand can be located anywhere within the lowest 511 memory locations. This addressing mode is useful for selecting the mth element in an n element table.

$$\begin{split} EA &= X+(PC+1); PC \leftarrow PC+2 \\ Address \ bus \ high \leftarrow K; Address \ bus \ low \leftarrow X+(PC+1) \\ where \ K &= the \ carry \ from \ the \ addition \ of \ X \ and \ (PC+1) \end{split}$$

10.3.7 Indexed, 16-bit offset

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This address mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

$$\begin{split} EA &= X + [(PC + 1) : (PC + 2)]; \ PC \leftarrow PC + 3 \\ Address \ bus \ high \leftarrow (PC + 1) + K; \ Address \ bus \ low \leftarrow X + (PC + 2) \\ where \ K &= the \ carry \ from \ the \ addition \ of \ X \ and \ (PC + 2) \end{split}$$

10.3.8 Relative

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode are added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -126 to +129 from the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

EA = PC+2+(PC+1); PC
$$\leftarrow$$
 EA if branch taken;
otherwise EA = PC \leftarrow PC+2

10.3.9 Bit set/clear

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the address of the byte in which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

$$EA = (PC+1); PC \leftarrow PC+2$$
 Address bus high \leftarrow 0; Address bus low \leftarrow (PC+1)

10.3.10 Bit test and branch

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested and its condition (set or clear) is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8-bit offset in the third byte (EA2) is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branch is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

$$\begin{aligned} \text{EA1} &= (\text{PC+1}); \text{PC} \leftarrow \text{PC+2} \\ \text{Address bus high} \leftarrow 0; \text{Address bus low} \leftarrow (\text{PC+1}) \\ \text{EA2} &= \text{PC+3+(PC+2)}; \text{PC} \leftarrow \text{EA2 if branch taken}; \\ \text{otherwise PC} \leftarrow \text{PC+3} \end{aligned}$$

10

11 ELECTRICAL SPECIFICATIONS

This section contains the electrical specifications and associated timing information for the MC68HC05B6.

11.1 Absolute maximum ratings

Table 11-1 Absolute maximum ratings

Rating	Symbol	Value	Unit
Supply voltage ⁽¹⁾	V_{DD}	- 0.5 to +7.0	V
Input voltage (Except V _{PP1})	V _{IN}	$V_{SS} - 0.5 \text{ to } V_{DD} + 0.5$	V
Input voltage – Self-check mode (IRQ pin only)	V _{IN}	V _{SS} – 0.5 to 2V _{DD} + 0.5	V
Operating temperature range - Standard (MC68HC05B6) - Extended (MC68HC05B6C) - Automotive (MC68HC05B6M)	T _A	T _L to T _H 0 to +70 -40 to +85 -40 to +125	°C
Storage temperature range	T _{STG}	- 65 to +150	°C
Current drain per pin (excluding VDD and VSS) ⁽²⁾			
- Source	l _D	25	mA
– Sink	I _S	45	mA

⁽¹⁾ All voltages are with respect to V_{SS}.

Note:

This device contains circuitry designed to protect against damage due to high electrostatic voltages or electric fields. However, it is recommended that normal precautions be taken to avoid the application of any voltages higher than those given in the maximum ratings table to this high impedance circuit. For maximum reliability all unused inputs should be tied to either V_{SS} or V_{DD} .

⁽²⁾ Maximum current drain per pin is for one pin at a time, limited by an external resistor.

11.2 DC electrical characteristics

 Table 11-2
 DC electrical characteristics for 5V operation

 $(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output voltage $ \begin{split} I_{LOAD} &= -10 \mu\text{A} \\ I_{LOAD} &= +10 \mu\text{A} \end{split} $ $ I_{LOAD} &= +10 \mu\text{A} \end{split}$	V _{OH} V _{OL}	V _{DD} - 0.1	_	_ 0.1	V
Output high voltage (I _{LOAD} = 0.8 mA) PA0-7, PB0-7, PC0-7, TCMP1, TCMP2 Output high voltage (I _{LOAD} = 1.6 mA)	V _{OH}	V _{DD} - 0.8	V _{DD} - 0.4	_	V
TDO, SCLK, PLMA, PLMB	V _{OH}	V _{DD} - 0.8	V _{DD} – 0.4		
Output low voltage (L _{OAD} = 1.6mA) PA0-7, PB0-7, PC0-7, TCMP1, TCMP2, TDO, SCLK, PLMA, PLMB Output low voltage (L _{OAD} = 1.6mA)	V _{OL}	_	0.1	0.4	V
RESET	V _{OL}		0.4	1	
Input high voltage PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ, RESET, TCAP1, TCAP2, RDI	V _{IH}	0.7V _{DD}	_	V _{DD}	V
Input low voltage PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ, RESET,TCAP1, TCAP2, RDI	V _{IL}	V _{SS}	_	0.2V _{DD}	V
Supply current ⁽³⁾ RUN (SM = 0) (See Figure 11-1) RUN (SM = 1) (See Figure 11-2) WAIT (SM = 0) (See Figure 11-3) WAIT (SM = 1) (See Figure 11-4) STOP	I _{DD}	_ _ _ _	3.5 0.5 1 0.35	6 1.5 2 1	mA mA mA
0 to 70 (standard) - 40 to 85 (extended) - 40 to 105 (extended) - 40 to 125 (automotive)		_ _ _ _	2 - -	10 20 60 60	μΑ μΑ μΑ μΑ
High-Z leakage current PA0-7, PB0-7, PC0-7, TDO, RESET, SCLK	I _{IL}	_	±0.2	±1	μΑ
Input current (0 to 70) IRQ, OSC1, TCAP1, TCAP2, RDI, PD0/AN0-PD7/AN7 (channel not selected)	I _{IN}	_	±0.2 ±0.2	±1 ±1	mA
Input current (– 40 to 125) IRQ, OSC1, TCAP1, TCAP2, RDI,	I _{IN}		_	±5	μΑ
Capacitance Ports (as input or output), RESET, TDO, SCLK IRQ, TCAP1, TCAP2, OSC1, RDI PD0/AN0-PD7/AN7 (A/D off) PD0/AN0-PD7/AN7 (A/D on)	C _{OUT} C _{IN} C _{IN} C _{IN}	_ _ _ _	_ _ 12 22	12 8 —	pF pF pF pF

- (1) All b_D measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).
- (2) Typical values are at mid point of voltage range and at 25°C only.
- (3) RUN and WAIT I_{DD} : measured using an external square-wave clock source (f_{OSC} = 4.2MHz); all inputs 0.2 V from rail; no DC loads; maximum load on outputs 50pF (20pF on OSC2). STOP /WAIT I_{DD} : all ports configured as inputs; V_{L} = 0.2 V and V_{IH} = V_{DD} 0.2 V: STOP I_{DD} measured with OSC1 = V_{DD} .

WAIT I_{DD} is affected linearly by the OSC2 capacitance.

11.2.1 I_{DD} trends for 5V operation

For the examples below, typical values are at the mid-point of the voltage range and at a temperature of 25°C only.




Figure 11-1 Run I_{DD} vs internal operating frequency (4.5 V, 5.5 V)




Figure 11-2 Run I_{DD} (SM = 1) vs internal operating frequency (4.5 V, 5.5 V)




Figure 11-3 Wait I_{DD} vs internal operating frequency (4.5 V, 5.5 V)




Figure 11-4 Wait I_{DD} (SM = 1) vs internal operating frequency (4.5 V, 5.5 V)




Figure 11-5 Increase in I_{DD} vs frequency for A/D, SCI systems active, VDD = 5.5 V




Figure 11-6 I_{DD} vs mode vs internal operating frequency, $V_{DD} = 5.5 V$

Table 11-3 DC electrical characteristics for 3.3V operation

 $(V_{DD} = 3.3 \text{Vdc} \pm 10\%, V_{SS} = 0 \text{Vdc}, T_A = T_I \text{ to } T_H)$

$(V_{DD} = 3.3 \text{ VdC} \pm 10\%, V_{SS} = 0 \text{ VdC}, I_A = I_L \text{ to } I_H)$ $Characteristic^{(1)}$	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output voltage $ \begin{split} I_{LOAD} &= -10 \mu A \\ I_{LOAD} &= +10 \mu A \end{split} $	V _{OH} V _{OL}	V _{DD} - 0.1	_ _	 0.1	V
Output high voltage ($I_{OAD} = 0.2 \text{mA}$) PA0-7, PB0-7, PC0-7, TCMP1, TCMP2 Output high voltage ($I_{OAD} = 0.4 \text{mA}$)	V _{OH}	V _{DD} - 0.3	V _{DD} - 0.1	_	V
TDO, SCLK, PLMA, PLMB	V _{OH}	V _{DD} – 0.3	V _{DD} – 0.1	_	
Output low voltage (LOAD = 0.4 mA) PA0-7, PB0-7, PC0-7, TCMP1, TCMP2, TDO, SCLK, PLMA, PLMB	V _{OL}	_	0.1	0.3	V
Output low voltage (I _{LOAD} = 0.4 mA) RESET	V _{OL}		0.2	0.6	
Input high voltage PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ, RESET, TCAP1, TCAP2, RDI	V _{IH}	0.7V _{DD}	_	V _{DD}	V
Input low voltage PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ, RESET, TCAP1, TCAP2, RDI	V _{IL}	V _{SS}	_	0.2V _{DD}	V
Supply current ⁽³⁾ RUN (SM = 0) (See Figure 11-1) RUN (SM = 1) (See Figure 11-2) WAIT (SM = 0) (See Figure 11-3) WAIT (SM = 1) (See Figure 11-4) STOP	I _{DD}	_ _ _ _	1.2 0.2 0.4 0.15	3 1 1.5 0.5	mA mA mA
0 to 70 (standard) - 40 to 85 (extended) - 40 to 105 (extended) - 40 to 125 (automotive)		- - -	1 - -	10 10 40 40	μΑ μΑ μΑ μΑ
High-Z leakage current PA0-7, PB0-7, PC0-7, TDO, RESET, SCLK	I _{IL}	_	±0.2	±1	μΑ
Input current (0 to 70) IRO, OSC1, TCAP1, TCAP2, RDI, PD0/AN0-PD7/AN7 (channel not selected)	I _{IN}	_	±0.2 ±0.2	±1 ±1	μА
Input current (– 40 to 125) IRQ, OSC1, TCAP1, TCAP2, RDI,	L _{IN}	_	_	±5	μΑ
Capacitance Ports (as input or output), RESET, TDO, SCLK IRQ, TCAP1, TCAP2, OSC1, RDI PD0/AN0-PD7/AN7 (A/D off) PD0/AN0-PD7/AN7 (A/D on)	C _{OUT} C _{IN} C _{IN} C _{IN}	_ _ _ _	— — 12 22	12 8 — —	pF pF pF pF

All bD measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).

⁽²⁾ Typical values are at mid point of voltage range and at 25°C only.

⁽³⁾ RUN and WAIT I $_{DD}$: measured using an external square-wave clock source (f_{OSC} = 2.0 MHz); all inputs 0.2 V from rail; no DC loads; maximum load on outputs 50pF (20pF on OSC2). STOP /WAIT I $_{DD}$: all ports configured as inputs; $V_{L} = 0.2$ V and $V_{IH} = V_{DD} - 0.2$ V: STOP I $_{DD}$ measured with OSC1 = V_{DD} . WAIT I $_{DD}$ is affected linearly by the OSC2 capacitance.

11

11.2.2 I_{DD} trends for 3.3V operation

For the examples below, typical values are at the mid-point of the voltage range and at a temperature of 25°C only.




Figure 11-7 Run I_{DD} vs internal operating frequency (3 V, 3.6 V)




Figure 11-8 Run I_{DD} (SM = 1) vs internal operating frequency (3V,3.6V)




Figure 11-9 Wait I_{DD} vs internal operating frequency (3V, 3.6V)




Figure 11-10 Wait I_{DD} (SM = 1) vs internal operating frequency (3 V, 3.6 V)




Figure 11-11 Increase in I_{DD} vs frequency for A/D, SCI systems active, V_{DD} = 3.6 V




Figure 11-12 I_{DD} vs mode vs internal operating frequency, $V_{DD} = 3.6 V$

11.3 A/D converter characteristics

Table 11-4 A/D characteristics for 5V operation

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Characteristic	Parameter	Min	Max	Unit
Resolution	Number of bits resolved by the A/D	8	_	Bit
Non-linearity	Max deviation from the best straight line through the A/D transfer characteristics $(V_{RH} = V_{DD} \text{ and } V_{RL} = 0V)$	_	± 0.5	LSB
Quantization error	Uncertainty due to converter resolution	_	± 0.5	LSB
Absolute accuracy	Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors	_	±1	LSB
Conversion range	Analog input voltage range	V _{RL}	V _{RH}	V
V _{RH}	Maximum analog reference voltage	V _{RL}	V _{DD} + 0.1	V
V _{RL}	Minimum analog reference voltage	V _{SS} - 0.1	V_{RH}	V
$\Delta V_R^{(1)}$	Minimum difference between V $_{\rm RH}$ and V $_{\rm RL}$	3	_	V
Conversion time	Total time to perform a single analog to digital conversion a. External clock (OSC1, OSC2) b. Internal RC oscillator	_ _	32 32	t _{CYC}
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes	GUARANTEED		
Zero input reading	Conversion result when V _{IN} = V _{RL}	00	_	Hex
Full scale reading	Conversion result when V _{IN} = V _{RH}	_	FF	Hex
Sample acquisition time	Analog input acquisition sampling a. External clock (OSC1, OSC2) b. Internal RC oscillatof ⁽²⁾	_ _	12 12	t _{CYC} μs
Sample/hold capacitance	Input capacitance on PD0/AN0-PD7/AN7	_	12	pF
Input leakage ⁽³⁾	Input leakage on A/D pins PD0/AN0-PD7/AN7, VRL, VRH	_	1	μΑ

- (1) Performance verified down to 2.5V Δ VR, but accuracy is tested and guaranteed at Δ VR = 5V \pm 10%.
- (2) Source impedances greater than $10k\Omega$ will adversely affect internal charging time during input sampling.
- (3) The external system error caused by input leakage current is approximately equal to the product of R source and input current. Input current to A/D channel will be dependent on external source impedance (see Figure 8-2).

Table 11-5 A/D characteristics for 3.3V operation

 $(V_{DD} = 3.3 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Characteristic	Parameter	Min	Max	Unit
Resolution	Number of bits resolved by the A/D	8	_	Bit
Non-linearity	Max deviation from the best straight line through the A/D transfer characteristics $(V_{RH} = V_{DD} \text{ and } V_{RL} = 0V)$	_	±1	LSB
Quantization error	Uncertainty due to converter resolution	_	±1	LSB
Absolute accuracy	Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors	_	±2	LSB
Conversion range	Analog input voltage range	V _{RL}	V _{RH}	V
V_{RH}	Maximum analog reference voltage	V _{RL}	V _{DD} + 0.1	V
V_{RL}	Minimum analog reference voltage	V _{SS} - 0.1	V_{RH}	V
ΔV_R	Minimum difference between V _{RH} and V _{RL}	3	_	V
Conversion time	Total time to perform a single analog to digital conversion Internal RC oscillator	_	32	μs
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes	GUARANTEED		
Zero input reading	Conversion result when V _{IN} = V _{RL}	00	_	Hex
Full scale reading	Conversion result when V _{IN} = V _{RH}	_	FF	Hex
Sample acquisition time	Analog input acquisition sampling Internal RC oscillato(1)	_	12	μs
Sample/holdcapacitance	Input capacitance on PD0/AN0-PD7/AN7	_	12	pF
Input leakage ⁽²⁾	Input leakage on A/D pins PD0/AN0-PD7/AN7, VRL, VRH		1	μΑ

⁽¹⁾ Source impedances greater than $10k\Omega$ will adversely affect internal charging time during input sampling.

⁽²⁾ The external system error caused by input leakage current is approximately equal to the product of R source and input current. Input current to A/D channel will be dependent on external source impedance (see Figure 8-2).

11.4 Control timing

Table 11-6 Control timing for 5V operation

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Characteristic	Symbol	Min	Max	Unit
Frequency of operation				
Crystal option	fosc	_	4.2	MHz
External clock option	fosc	dc	4.2	MHz
Internal operating frequency (5 _{SC} /2)				
Using crystal	f _{OP}	dc	2.1	MHz
Using external clock	f _{OP}	dc	2.1	MHz
Cycle time (see Figure 9-1)	tcyc	476	_	ns
Crystal oscillator start-up time (see Figure 9-1)	фхол	_	100	ms
Stop recovery start-up time (crystal oscillator)	ıŁсн		100	ms
RC oscillator stabilization time	ÅDRC		5	μs
A/D converter stabilization time	ADON		500	μs
External RESET input pulse width	t _{RL}	1.5	_	t _{CYC}
Power-on RESET output pulse width				t
4064 cycle	t _{PORL}	4064	_	t _{CYC}
16 cycle	t _{PORL}	16	_	t _{CYC}
Watchdog RESET output pulse width	t DOGL	1.5	_	t _{CYC}
Watchdog time-out	t _{DOG}	6144	7168	t _{CYC}
EEPROM byte erase time				
0 to 70 (standard)	t _{ERA}	10	_	ms
– 40 to 85 (extended)	t _{ERA}	10	_	ms
- 40 to 125 (automotive)	t _{ERA}	10	_	ms
EEPROM byte program time (1)				
0 to 70 (standard)	t _{PROG}	10	_	ms
- 40 to 85 (extended)	t _{PROG}	10	_	ms
- 40 to 125 (automotive)	t _{PROG}	20	_	ms
Timer (see Figure 11-13)				
Resolution ⁽²⁾	t _{RESL}	4	_	t _{CYC}
Input capture pulse width	t _{TH} , t _{TL}	125 (3)	_	ns
Input capture pulse period	t _{TLTL}		_	t _{CYC}
Interrupt pulse width (edge-triggered)	tын	125	_	ns
Interrupt pulse period	\$LIL	(4)	_	t _{CYC}
OSC1 pulse width (5)	t _{OH} , t _{OL}	90	_	ns
Write/Erase endurance (6)(7)	_	10000		cycles
Data retention ⁽⁶⁾⁽⁷⁾	_	10		years
	-			

⁽¹⁾ For bus frequencies less than 2 MHz, the internal RC oscillator should be used when programming the EEPROM.

- (5) t_{OH} and t_{OL} should not total less than 238ns.
- (6) At a temperature of 85°C
- (7) Refer to Reliability Monitor Report (current quarterly issue) for current failure rate information.

⁽²⁾ Since a 2-bit prescaler in the timer must count four external cycles (tyc), this is the limiting factor in determining the timer resolution.

⁽³⁾ The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t_{YC} .

⁽⁴⁾ The minimum period $t_{II,II}$ should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 ξ_{YC} .

Table 11-7 Control timing for 3.3V operation

(V_{DD} = 3.3Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = T_L to T_H)

Characteristic	Symbol	Min	Max	Unit
Frequency of operation				
Crystal option	f _{OSC}	_	2.0	MHz
External clock option	fosc	dc	2.0	MHz
Internal operating frequency (f _{OSC} /2)				
Using crystal	f _{OP}	_	1.0	MHz
Using external clock	f _{OP}	dc	1.0	MHz
Cycle time (see Figure 9-1)	tcyc	1000	_	ns
Crystal oscillator start-up time (see Figure 9-1)	фхоу	_	100	ms
Stop recovery start-up time (crystal oscillator)	ıŁсн		100	ms
RC oscillator stabilization time	ÅDRC		5	μs
A/D converter stabilization time	ADON		500	μs
External RESET input pulse width	† _{RL}	1.5	_	t _{CYC}
Power-on RESET output pulse width				t
4064 cycle	t _{PORL}	4064	–	tcyc
16 cycle	t _{PORL}	16	_	tcyc
Watchdog RESET output pulse width	† _{DOGL}	1.5	_	t _{CYC}
Watchdog time-out	t _{DOG}	6144	7168	t _{CYC}
EEPROM byte erase time				
0 to 70 (standard)	t _{ERA}	30	–	ms
- 40 to 85 (extended)	t _{ERA}	30	_	ms
- 40 to 125 (automotive)	t _{ERA}	30	_	ms
EEPROM byte program time (1)				
0 to 70 (standard)	t _{PROG}	30	_	ms
- 40 to 85 (extended)	t _{PROG}	30	_	ms
- 40 to 125 (automotive)	t _{PROG}	30	_	ms
Timer (see Figure 11-13)		_		
Resolution ⁽²⁾	t _{RESL}	4	_	t _{CYC}
Input capture pulse width	t _{TH} , t _{TL}	250 (3)	_	ns
Input capture pulse period	t _{TLTL}		_	t _{CYC}
Interrupt pulse width (edge-triggered)	ħлн	250	_	ns
Interrupt pulse period	İ LIL	(4)		t _{CYC}
OSC1 pulse width (5)	t _{OH} , t _{OL}	200	_	ns
Write/Erase endurance (6)(7)	_	10000)	cycles
Data retention ⁽⁶⁾⁽⁷⁾	_	10		years

- (1) For bus frequencies less than 2 MHz, the internal RC oscillator should be used when programming the EEPROM.
- (2) Since a 2-bit prescaler in the timer must count four external cycles (tyc), this is the limiting factor in determining the timer resolution.
- (3) The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 & YC.
- (4) The minimum period t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 $_{\mbox{\footnotesize eVC}}$.
- (5) t_{OH} and t_{OL} should not total less than 500ns.
- (6) At a temperature of 85°C
- (7) Refer to Reliability Monitor Report (current quarterly issue) for current failure rate information.



Figure 11-13 Timer relationship

12 MECHANICAL DATA

12.1 MC68HC05B family pin configurations

12.1.1 52-pin plastic leaded chip carrier (PLCC)





Figure 12-1 52-pin PLCC pinout for the MC68HC05B6

12.1.2 64-pin quad flat pack (QFP)




Device	Pin 27	Pin 55	Pin 57
MC68HC05B4	NC	NC	NC
MC68HC05B6			
MC68HC05B8	NC	NC	VPP1
MC68HC05B16	INC		VEFI
MC68HC05B32			
MC68HC705B5	Not avail	able in this p	ackage
MC68HC705B16	VPP6	NU	VPP1
MC68HC705B16N	VPP6	NU	VPP1
MC68HC705B32	VPP6	NC	VPP1

NC = Not connected

NU = Non-user pin (Should be tied to V_{SS} in an electrically noisy environment)

Figure 12-2 64-pin QFP pinout for the MC68HC05B6

12.1.3 56-pin shrink dual in line package (SDIP)



Device	Pin 6	Pin 16	Pin 42				
MC68HC05B4	NC	NC	NC				
MC68HC05B6	NC	NC	VPP1				
MC68HC05B8	NC	NC	VPP1				
MC68HC05B16	NC	NC	VPP1				
MC68HC05B32	NC	NC	VPP1				
MC68HC705B5	NC	VPP6	NC				
MC68HC705B16	Not ava	ailable in this pa	ckage				
MC68HC705B16N	Contact Sales						
MC68HC705B32	NU	VPP6	VPP1				


NC = Not connected

NU = Non-user pin (Should be tied to V_{SS} in an electrically noisy environment)

Figure 12-3 56-pin SDIP pinout for the MC68HC05B6

12.2 MC68HC05B6 mechanical dimensions

12.2.1 52-pin plastic leaded chip carrier (PLCC)



Dim.	Min.	Max.	Notes	Dim.	Min.	Max.
Α	19.94	20.19		U	19.05	19.20
В	19.94	20.19		V	1.07	1.21
С	4.20	4.57	1. Datums –L–, –M–, –N– and –P– are determined where top of lead	W	1.07	1.21
E	2.29	2.79	shoulder exits plastic body at mould parting line. 2. Dimension G1, true position to be measured at datum –T– (seating	Х	1.07	1.42
F	0.33	0.48	plane).	Υ	_	0.50
G	1.27	BSC	3. Dimensions R and U do not include mould protrusion. Allowable	Z	2 °	10°
Н	0.66	0.81	mould protrusion is 0.25mm per side. 4. Dimensions and tolerancing per ANSI Y 14.5M, 1982.	G1	18.04	18.54
J	0.51	_	5. All dimensions in mm.	K1	1.02	_
K	0.64	_		Z1	2 °	10°
R	19.05	19.20				

Figure 12-4 52-pin PLCC mechanical dimensions

12.2.2 64-pin quad flat pack (QFP)





Figure 12-5 64-pin QFP mechanical dimensions



Dim.	Min.	Max.	Notes	Dim.	Min.	Max.				
Α	51.69	52.45		Н						
В	13.72	14.22	1. Due to space limitations, this case shall be represented by a general case outline, rather than one showing all the leads.	J	0.20	0.38				
С	3.94	5.08	2. Dimensions and tolerancing per ANSI Y 14.5 1982.	K	2.92	3.43				
D	0.36	0.56	3. All dimensions in mm.	L	15.24 BSC					
E	0.07 030		Dimension L to centre of lead when formed parallel. Dimensions A and B do not include mould flash. Allowable mould	M	0°	15°				
F	0.81	1.17	flash is 0.25 mm.	N	0.51	1.02				
G	1.778	BSC								

Figure 12-6 56-pin SDIP mechanical dimensions

13 ORDERING INFORMATION

This section describes the information needed to order the MC68HC05B6 and other family members.

To initiate a ROM pattern for the MCU, it is necessary to contact your local field service office, local sales person or Motorola representative. Please note that you will need to supply details such as: mask option selections; temperature range; oscillator frequency; package type; electrical test requirements; and device marking details so that an order can be processed, and a customer specific part number allocated. Refer to Table 13-1 for appropriate part numbers. The part number consists of the device title plus the appropriate suffix. For example, the MC68HC05B6 in 52-pin PLCC package at –40 to +85 °C would be ordered as: MC68HC05B6CFN.

Table 13-1 MC order numbers

Device Title Package Type		Suffix 0 to 70°C	Suffix -40 to +85°C	Suffix -40 to +105°C	Suffix -40 to +125°C
	52-pin PLCC	FN	CFN	VFN	MFN
MC68HC05B6	64-pin QFP	FU	CFU	VFU	MFU
	56-pin SDIP	В	СВ	VB	MB
	52-pin PLCC	FN	CFN	VFN	MFN
MC68HC05B4	64-pin QFP	FU	CFU	VFU	MFU
	56-pin SDIP	В	СВ	VB	MB
	52-pin PLCC	FN	CFN	VFN	MFN
MC68HC05B8	64-pin QFP	FU	CFU	VFU	MFU
	56-pin SDIP	В	СВ	VB	MB
	52-pin PLCC	FN	CFN	VFN	MFN
MC68HC05B16	64-pin QFP	FU	CFU	VFU	MFU
	56-pin SDIP	В	СВ	VB	MB
	52-pin PLCC	FN	CFN	N/A	N/A
MC68HC05B32	64-pin QFP	FU	CFU	N/A	N/A
	56-pin SDIP	В	Contact Sales	N/A	N/A
MC68HC705B5	52-pin PLCC	FN	CFN	VFN	MFN
WICOOI IC/USDS	56-pin SDIP	В	СВ	VB	MB
MC68HC705B16	52-pin PLCC	FN	CFN	VFN	MFN
MIC00HC/U3D10	64-pin QFP	FU	CFU	VFU	MFU
	52-pin PLCC	FN	CFN	VFN	MFN
MC68HC705B16N	64-pin QFP	FU	CFU	VFU	MFU
	56-pin SDIP		Contac	t Sales	
	52-pin PLCC	FN	CFN	N/A	N/A
MC68HC705B32	64-pin QFP	FU	CFU	N/A	N/A
	56-pin SDIP	В	СВ	N/A	N/A

13.1 EPROMS

For the MC68HC05B6, an 8 kbyte EPROM programmed with the customer's software (positive logic for address and data) should be submitted for pattern generation. All unused bytes should be programmed to \$00. The size of EPROM which should be used for all other family members is listed in Table 13-2.

The EPROM should be clearly labelled, placed in a conductive IC carrier and securely packed.

 Device
 Size of EPROM

 MC68HC05B4
 8 kbyte

 MC68HC05B8
 8 kbyte

16 kbyte

32 kbyte

MC68HC05B16

MC68HC05B32

Table 13-2 EPROMs for pattern generation

13.2 Verification media

All original pattern media (EPROMs) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed and returned to Motorola. The signed verification form constitutes the contractual agreement for creation of the custom mask. If desired, Motorola will program blank EPROMs (supplied by the customer) from the data file used to create the custom mask, to aid in the verification process.

13.3 ROM verification units (RVU)

Ten MCUs containing the customer's ROM pattern will be provided for program verification. These units will have been made using the custom mask but are for ROM verification only. For expediency, they are usually unmarked and are tested only at room temperature (25°C) and at 5 Volts. These RVUs are included in the mask charge and are not production parts. They are neither backed nor guaranteed by Motorola Quality Assurance.

AMC68HC05B4

The MC68HC05B4 is a device similar to the MC68HC05B6, but without EEPROM and having a reduced ROM size of 4 kbytes. The entire MC68HC05B6 data sheet applies to the MC68HC05B4, with the exceptions outlined in this appendix.

A.1 Features

- 4158 bytes User ROM (including 14 bytes User vectors)
- No EEPROM
- High speed version not available

Section 3.5, 'EEPROM', therefore, does not apply to the MC68HC05B4, and the register at address \$07 only allows the user to select whether or not the ECLK should appear at PC2, using bit 3 of \$07. All other bits of this register read as '0'.

Table A-1 Mode of operation selection

IRQ pin	TCAP1 pin	PD3	PD4	Mode
V_{SS} to V_{DD}	V_{SS} to V_{DD}	Х	Х	Single chip
2V _{DD}	V_{DD}	0	Х	Self check
2V _{DD}	V_{DD}	1	0	Serial RAM loader
2V _{DD}	V_{DD}	1	1	Jump to any address





Figure A-1 MC68HC05B4 block diagram



Registers

MC68HC05B4

Figure A-2 Memory map of the MC68HC05B4

Table A-2 Register outline

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port A data (PORTA)	\$0000									Undefined
Port B data (PORTB)	\$0001									Undefined
Port C data (PORTC)	\$0002						PC2/ ECLK			Undefined
Port D data (PORTD)	\$0003	PD7/ AN7	PD6/ AN6	PD5/ AN5	PD4/ AN4	PD3/ AN3	PD2/ AN2	PD1/ AN1	PD0/ AN0	Undefined
Port A data direction (DDRA)	\$0004									0000 0000
Port B data direction (DDRB)	\$0005									0000 0000
Port C data direction (DDRC)	\$0006									0000 0000
ECLK control	\$0007	0	0	0	0	ECLK	0	0	0	0000 0000
A/D data (ADDATA)	\$0008									0000 0000
A/D status/control (ADSTAT)	\$0009	COCO	ADRC	ADON	0	CH3	CH2	CH1	CH0 00	000 0000
Pulse length modulation A (PLMA)	\$000A									0000 0000
Pulse length modulation B (PLMB)	\$000B									0000 0000
Miscellaneous	\$000C	POR ⁽¹⁾	INTP	INTN	INTE	SFA	SFB	SM	WDOG (2)	?001 000?
SCI baud rate (BAUD)	\$000D	SPC1	SPC0	SCT1	SCT0	SCTO S	CR2 S	CR1 S	CR0 00)uu uuuu
SCI control 1 (SCCR1)	\$000E	R8	T8		М	WAKE	CPOL	СРНА	LBCL I	uuu uuuu
SCI control 2 (SCCR2)	\$000F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK (0000 0000
SCI status (SCSR)	\$0010	TDRE	TC	RDRF	IDLE	OR	NF	FE		1100 000u
SCI data (SCDR)	\$0011									0000 0000
Timer control (TCR)	\$0012	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLV2 I	EDG1 (LVL1 0	000 00u0
Timer status (TSR)	\$0013	ICF1	OCF1	TOF	ICF2	OCF2				uuuu uuuu
Input capture high 1	\$0014									Undefined
Input capture low 1	\$0015									Undefined
Output compare high 1	\$0016									Undefined
Output compare low 1	\$0017									Undefined
Timer counter high	\$0018									1111 1111
Timer counter low	\$0019									1111 1100
Alternate counter high	\$001A									1111 1111
Alternate counter low	\$001B									1111 1100
Input capture high 2	\$001C									Undefined
Input capture low 2	\$001D									Undefined
Output compare high 2	\$001E									Undefined
Output compare low 2	\$001F									Undefined

⁽¹⁾ This bit is set each time there is a power-on reset.

⁽²⁾ The state of the WDOG bit after reset is dependent upon the mask option selected; 1=watchdog enabled, 0=watchdog disabled.

A.2 Self-check mode

I/O

The self-check function available on the MC68HC05B4 provides an internal capability to determine if the device is functional. Self-check is performed using the circuit shown in Figure A-3. Port C pins PC0–PC3 are monitored for the self-check results (light emitting diodes are shown but other devices could be used), and are interpreted as described in Table A-3. The self-check mode is entered by applying 2 x V_{DD} dc (via a 4.7k Ω resistor) to the \overline{IRQ} pin and 5V dc input (via a 4.7k Ω resistor) to the TCAP1 pin and then depressing the reset switch to execute a reset. After reset, the following tests are performed automatically and once completed they continually repeat. A good device will exhibit flashing LEDs; a bad device will be indicated by the LEDs holding at one value.

Note: Self-check code can be obtained from your local Motorola representative.

RAM —	Counter test for each RAM byte
ROM —	Exclusive OR with odd ones parity result
Timer —	Tracks counter registers and checks ICF1, ICF2, OCF1, OCF2 and TOF flags
SCI —	Transmission test; check for RDRF, TDRE, TC and FE flags
A/D —	Check A/D functionality on internal channels: VRL, VRH and (VRL + VRH)/2

Functionally exercises ports A, B, C and D

PLM — Checks the PLM basic functionality

Interrupts — Tests external timer and SCI interrupts

Watchdog— Tests the watchdog

Caution: This document includes descriptions of the various self-check and bootstrap mechanisms that are currently implemented as firmware in the non-user ROM areas of the MC68HC05B6 and related devices.

As these firmware routines are intended primarily to help Motorola's engineers test the devices, they may be changed or removed at any time.


For this reason, Motorola recommends the self-check and bootstrap routines are not called from the user software. Customers who do call these routines from the user software do so at their own risk.

Table A-3 MC68HC05B4 self-check results

PC3	PC2	PC1	PC0	Remarks
1	0	0	1	Bad port
0	1	1	0	Bad port
1	0	1	0	Bad RAM
1	0	1	1	Bad ROM
1	1	0	0	Bad Timer
1	1	0	1	Bad SCI
1	1	1	0	Bad A/D
0	0	0	1	Bad PLM
0	0	1	0	Bad interrupts
0	0	1	1	Bad watchdog
	Flas	hing	Good device	
	All o	thers		Bad device, bad port etc.

^{&#}x27;0' indicates LED on; '1' indicates LED off





Note: For the MC68HC05B4, switches on PB5 and PB6 have no effect All resistors are 10 kΩ, unless otherwise stated.

Figure A-3 MC68HC05B4 self-check schematic diagram

THIS PAGE LEFT BLANK INTENTIONALLY

B MC68HC05B8

The MC68HC05B8 is a device similar to the MC68HC05B6, but with an increased ROM size of 7.25 kbytes. The entire MC68HC05B6 data sheet applies to the MC68HC05B8, with the exceptions outlined in this appendix.

B.1 Features

- 7230 bytes User ROM (including 14 bytes User vectors)
- · High speed version available




Figure B-1 MC68HC05B8 block diagram




Figure B-2 Memory map of the MC68HC05B8

Table B-1 Register outline

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port A data (PORTA)	\$0000									Undefined
Port B data (PORTB)	\$0001									Undefined
Port C data (PORTC)	\$0002						PC2/ ECLK			Undefined
Port D data (PORTD)	\$0003	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	Undefined
Port A data direction (DDRA)	\$0004									0000 0000
Port B data direction (DDRB)	\$0005									0000 0000
Port C data direction (DDRC)	\$0006									0000 0000
EEPROM/ECLK control	\$0007	0	0	0	0	ECLK I	1ERA	E1LAT E	E1PGM (0000 0000
A/D data (ADDATA)	\$0008									0000 0000
A/D status/control (ADSTAT)	\$0009	coco	ADRC	ADON	0	CH3	CH2	CH1	CHO (0000 0000
Pulse length modulation A (PLMA)	\$000A									0000 0000
Pulse length modulation B (PLMB)	\$000B									0000 0000
Miscellaneous	\$000C	POR (1)	INTP	INTN	INTE	SFA	SFB	SM	WDOG	(2) ?001 000?
SCI baud rate (BAUD)	\$000D	SPC1	SPC0	SCT1	SCT0	SCTO S	SCR2	SCR1	SCR0 0	Ouu uuuu
SCI control 1 (SCCR1)	\$000E	R8	T8		М	WAKE	CPOL	СРНА	LBCL	Undefined
SCI control 2 (SCCR2)	\$000F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	0000 0000
SCI status (SCSR)	\$0010	TDRE	TC	RDRF	IDLE	OR	NF	FE		1100 000u
SCI data (SCDR)	\$0011									0000 0000
Timer control (TCR)	\$0012	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLV2	IEDG1	OLVL1	0000 00u0
Timer status (TSR)	\$0013	ICF1	OCF1	TOF	ICF2	OCF2				Undefined
Input capture high 1	\$0014									Undefined
Input capture low 1	\$0015									Undefined
Output compare high 1	\$0016									Undefined
Output compare low 1	\$0017									Undefined
Timer counter high	\$0018									1111 1111
Timer counter low	\$0019									1111 1100
Alternate counter high	\$001A									1111 1111
Alternate counter low	\$001B									1111 1100
Input capture high 2	\$001C									Undefined
Input capture low 2	\$001D									Undefined
Output compare high 2	\$001E									Undefined
Output compare low 2	\$001F									Undefined
Options (OPTR) (3)	\$0100							EE1P	SEC	Not affected

⁽¹⁾ This bit is set each time there is a power-on reset.

 $^{(2) \}quad \text{The state of the WDOG bit after reset is dependent upon the mask option selected; 1=watchdog enabled, 0=watchdog disabled.}$

⁽³⁾ This register is implemented in EEPROM; therefore reset has no effect on the individual bits.

MC68HC705B5

The MC68HC705B5 is a device similar to the MC68HC05B6, but with the 6 kbytes ROM and 256 bytes EEPROM replaced by a single EPROM array. In addition, the self-check routines available on the MC68HC05B6 are replaced by bootstrap firmware. The MC68HC705B5 is intended to operate as a one time programmable (OTP) version of the MC68HC05B6 without EEPROM or the MC68HC05B4, meaning that the application program can never be erased once it has been loaded into the EPROM. The entire MC68HC05B6 data sheet applies to the MC68HC705B5, with the exceptions outlined in this appendix.

C.1 **Features**

- 6206 bytes EPROM (including 14 bytes User vectors)
- No EEPROM
- Bootstrap firmware
- Simultaneous programming of up to 4 bytes
- Data protection for program code
- Optional pull-down resistors on port B and port C
- MC68HC05B6 mask options are programmable using control bits held in the options register
- 52-pin PLCC and 56-pin SDIP packages
- High speed version not available




Figure C-1 MC68HC705B5 block diagram






Figure C-2 Memory map of the MC68HC705B5

Table C-1 Register outline

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit (State on reset
Port A data (PORTA)	\$0000									Undefined
Port B data (PORTB)	\$0001									Undefined
Port C data (PORTC)	\$0002						PC2/ ECLK			Undefined
Port D data (PORTD)	\$0003	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	Undefined
Port A data direction (DDRA)	\$0004									0000 0000
Port B data direction (DDRB)	\$0005									0000 0000
Port C data direction (DDRC)	\$0006									0000 0000
EPROM/ECLK control	\$0007		EPPT (1)	ELAT	EPGM	ECLK				u?00 0uuu
A/D data (ADDATA)	\$0008									0000 0000
A/D status/control (ADSTAT)	\$0009	COCO	ADRC	ADON	0	CH3	CH2	CH1	CH0	0000 0000
Pulse length modulation A (PLMA)	\$000A									0000 0000
Pulse length modulation B (PLMB)	\$000B									0000 0000
Miscellaneous	\$000C	POR (2)	INTP	INTN	INTE	SFA	SFB	SM	WDOG	⁽³⁾ ?001 000?
SCI baud rate (BAUD)	\$000D	SPC1	SPC0	SCT1	SCT0	SCT0	SCR2	SCR1	SCR0	00uu uuuu
SCI control 1 (SCCR1)	\$000E	R8	T8		М	WAKE	CPOL	СРНА	LBCL	uuuu
SCI control 2 (SCCR2)	\$000F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	0000 0000
SCI status (SCSR)	\$0010	TDRE	TC	RDRF	IDLE	OR	NF	FE		1100 000u
SCI data (SCDR)	\$0011									0000 0000
Timer control (TCR)	\$0012	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLV2	IEDG1	OLVL1	0000 00u0
Timer status (TSR)	\$0013	ICF1	OCF1	TOF	ICF2	OCF2				uuuu
Input capture high 1	\$0014									Undefined
Input capture low 1	\$0015									Undefined
Output compare high 1	\$0016									Undefined
Output compare low 1	\$0017									Undefined
Timer counter high	\$0018									1111 1111
Timer counter low	\$0019									1111 1100
Alternate counter high	\$001A									1111 1111
Alternate counter low	\$001B									1111 1100
Input capture high 2	\$001C									Undefined
Input capture low 2	\$001D									Undefined
Output compare high 2	\$001E									Undefined
Output compare low 2	\$001F									Undefined
Options (OPTR) (4)	\$1EFE		EPP	0	RTIM	RWAT	WWAT	PBPD	PCPD	Not affected

⁽¹⁾ This bit reflects the state of the EPP bit in the options register (\$1EFE) at reset.

 $[\]begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} \end{tabular} \beg$

⁽³⁾ The state of the WDOG bit after reset depends on the mask option selected; '1' = watchdog enabled and '0' = watchdog disabled.

⁽⁴⁾ Because this register is implemented in EPROM, reset has no effect on the state of the individual bits.

C.2 EPROM

The MC68HC705B5 has a total of 6206 bytes of EPROM, 256 bytes being reserved for the EPROM1 array (see Figure C-2). The EPP bit (EPROM protect) is not operative on the EPROM1 array, making it possible to program it after the main EPROM has been programmed and protected. The reset and interrupt vectors are located at \$1FF2-\$1FFF and the EPROM control register described in Section C.3.1 is located at address \$0007.

The EPROM array is supplied by the VPP6 pin in both read and programming modes. Typically the user's software will be loaded in a programming board where VPP6 is controlled by one of the bootstrap loader routines (bootloader mode). It will then be placed in an application where no programming occurs (user mode). In this case the VPP6 pin should be hardwired to V_{DD}.

An erased EPROM byte reads as \$00.

Warning: A minimum V_{DD} voltage must be applied to the VPP6 pin at all times, including power-on, as a lower voltage could damage the device. Unless otherwise stated, EPROM programming is guaranteed at ambient (25°C) temperature only

C.2.1 EPROM programming operation

The User program can be used to program some EPROM locations, provided the proper procedure is followed. In particular, the programming sequence must be running in RAM, as the EPROM will not be available for code execution while the ELAT bit is set. The VPP6 switching must occur externally, after the EPGM bit is set, for example, under the control of a signal generated on a pin by the programming routine.

Note: Unless the part has a window for reprogramming, only the cumulative programming of bits to logic 1 is possible if multiple programming is made on the same byte.

To allow simultaneous programming of up to 4 bytes, they must be in the same group of addresses which share the same most significant address bits; only the two LSBs can change.

C.3 EPROM registers

C.3.1 EPROM control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
EPROM/ECLK control	\$0007		EPPT (1)	ELAT	EPGM	ECLK				u?00 0uuu

⁽¹⁾ This bit is a copy of the EPP bit in the options register at \$1EFE and therefore its state on reset will be the same as that for the EPP bit.

Bit 7 — Factory use only

This bit is strictly for factory use only and will always read zero.

EPPT — **EPROM** protect test bit

This bit is a copy of the EPROM protect bit (EPP) located in the option register. When ELAT is set, the EPPT bit can be tested by the software to check if the EPROM array is protected or not, since the EPROM content is not available when ELAT is set.

POR or external reset modifies this bit to reflect the state of the EPP bit in the options register.

ELAT — EPROM programming latch enable bit

- 1 (set) When set, this bit allows latching of the address and up to 4 data bytes for further programming, provided EPGM is zero.
- 0 (clear) When cleared, program and interrupt routines can be executed and data can be read in the EPROM or firmware ROM.

STOP, power-on and external reset clear this bit.

EPGM — **EPROM** programming bit

This bit is the EPROM program enable bit. It can be set to '1' to enable programming only after ELAT is set and at least one byte is written to the EPROM. It is not possible to clear EPGM by software, but clearing ELAT will always clear EPGM.

ECLK — External clock option bit

See Section 4.3.

14

C.4 Options register (OPTR)

Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
$$\frac{\text{State}}{\text{on reset}}$$
Options (OPTR)⁽¹⁾ \$1EFE EPP 0 RTIM RWAT WWAT PBPD PCPD Not affected

Note: This register can only be written to while the device is in bootloader mode.

Bit 7 — Factory use only

Warning: This bit is strictly for factory use only and will always read zero to avoid accidental damage to the device. Any attempt to write to this bit could result in physical damage.

EPP — **EPROM** protect

This bit protects the contents of the main EPROM against accidental modification; it has no effect on reading or executing code in the EPROM.

- 1 (set) EPROM contents are protected.
- 0 (clear) EPROM contents are not protected.

RTIM — Reset time

This bit can modify t_{PORL}, i.e. the time that the RESET pin is kept low following a power-on reset. This feature is handled in the ROM part via a mask option.

- 1 (set) $t_{PORL} = 16$ cycles.
- 0 (clear) $t_{PORL} = 4064$ cycles.

RWAT — Watchdog after reset

This bit can modify the status of the watchdog counter after reset.

- 1 (set) The watchdog will be active immediately following power-on or external reset (except in bootstrap mode).
- 0 (clear) The watchdog system will be disabled after power-on or external reset.

WWAT — Watchdog during WAIT mode

This bit can modify the status of the watchdog counter during WAIT mode.

⁽¹⁾ This register is implemented in EPROM, therefore reset has no effect on the state of the individual bits.

- 1 (set) The watchdog will be active during WAIT mode.
- 0 (clear) The watchdog system will be disabled during WAIT mode.

PBPD - Port B pull-down resistors

- 1 (set) Pull-down resistors are connected to all 8 pins of port B; the pull-down, R_{PD}, is active only while the pin is an input.
- 0 (clear) No pull-down resistors are connected.

PCPD — Port C pull-down resistors

- 1 (set) Pull-down resistors are connected to all 8 pins of port C; the pull-down, R_{PD}, is active only while the pin is an input.
- 0 (clear) No pull-down resistors are connected.

The combination of bit 0 and bit 1 allows the option of pull-down resistors on 0, 8 or 16 inputs. This feature is not available on the MC68HC05B6.

C.5 Bootstrap mode

The 432 bytes of self-check firmware on the MC68HC05B6 are replaced with 496 bytes of bootstrap firmware. The bootstrap firmware located from \$0200 to \$02FF and \$1F00 to \$1FEF can be used to program the EPROM, to check if the EPROM is erased and to load and execute data in RAM.

When the MC68HC705B5 is placed in the bootstrap mode, the bootstrap reset vector is fetched and the bootstrap firmware starts to execute. Table C-2 shows the conditions required to enter each level of bootstrap mode on the rising edge of $\overline{\text{RESET}}$. The hold time on the $\overline{\text{IRQ}}$ and TCAP1 pins after the external $\overline{\text{RESET}}$ pin is brought high is two clock cycles.

Table C-2 Mode of operation selection

IRQ pin	TCAP1 pin	PD2	PD3	PD4	Mode
V_{SS} to V_{DD}	V_{SS} to V_{DD}	х	х	Х	Single chip
+ 9 Volts	V_{DD}	0	1	0	Erased EPROM verification
+ 9 Volts	V_{DD}	х	0	0	EPROM parallel bootstrap load
+ 9 Volts	V_{DD}	х	1	1	EPROM (RAM) serial bootstrap load and execute
+ 9 Volts	V_{DD}	х	0	1	RAM parallel bootstrap load and execute

x = Don't care

The bootstrap program first copies part of itself into RAM, as the program cannot be executed in ROM during verification/programming of the EPROM. It then sets the TCMP1 output to a logic high level.




Figure C-3 Modes of operation flow chart (1 of 2)




Figure C-4 Modes of operation flow chart (2 of 2)

C.5.1 Erased EPROM verification

The flowchart in Figure C-3 and Figure C-4 shows that the on-chip bootstrap routines can be used to check if the EPROM is erased (all \$00s). If a non \$00 byte is detected, the red LED stays on and the routine will stay in a loop. Only when the whole EPROM content is verified as erased will the green LED be turned on.

C.5.2 EPROM parallel bootstrap load

When this mode is selected, the EPROM is loaded in increasing address order with non EPROM segments being skipped by the loader. Simultaneous programming is performed by reading four bytes of data before actual programming is performed, thus dividing the loading time of the internal EPROM by four.

When PD2=0, the programming time is set to 5 milliseconds and the program/verify routine takes approximately 15 seconds.

Parallel data is entered through Port A, while the 13-bit address is output on port B and PC0 to PC4. If the data comes from an external EPROM, the handshake can be disabled by connecting together PC5 and PC6. If the data is supplied via a parallel interface, handshaking will be provided by PC5 and PC6 according to the timing diagram of Figure C-5.

During programming, the green LED flashes at about 3 Hz.

Upon completion of the programming operation, the EPROM content is checked against the external data source. If programming is verified the green LED stays on, while an error causes the red LED to be turned on. Figure C-6 shows a circuit that can be used to program the EPROM (or to load and execute data in the RAM).

Note: The entire EPROM can be loaded from the external source; if it is desired to leave a segment undisturbed, the data for this segment should be all zeros.





Figure C-5 Timing diagram with handshake



Note: This circuit is recommended for programming only at 25°C and not for use in the end application, or at temperatures other than 25°C. If used in the end application, VPP6 should be tied to VDD to avoid damaging the device.

Figure C-6 EPROM(RAM) parallel bootstrap schematic diagram

14

C.5.3 EPROM (RAM) serial bootstrap load and execute

The serial routine communicates through the SCI with an external host, typically a PC, by means of an RS232 link at 9600 baud, 8-bit, no parity and full duplex.

Data format is not ASCII, but 8-bit binary, so a complementary program must be run by the host to supply the required format. Such a program is available for the IBM PC from Motorola.

The EPROM bootstrap routines are used to customise the OTP EPROM. To increase the speed of programming, four bytes are programmed in parallel while the data is simultaneously transmitted and received in full duplex. This implies that while 4 bytes are being programmed, the next 4 bytes are received and the preceding 4 bytes are echoed. The format accepted by the serial loader is as follows:

[address n high] [address n low] [data(n)] [data (n+1)] [data (n+2)] [data (n+3)]

Address n must have the two LSBs at zero so that n, n+1, n+2 and n+3 have identical MSBs. These blocks of four bytes do not need to be contiguous, as a new address is transmitted for each new group.

The protocol is as follows:

- 1 The MC68HC705B5 sends the last two bytes programmed to the host as a prompt; this allows verification by the host of proper programming.
- 1) In response to the first byte prompt, the host sends the first address byte.
- 2) After receiving the first address byte, the MC68HC705B5 sends the next byte programmed.
- 3) The exchange of data continues until the MC68HC705B5 has sent the four data bytes and the host has sent the 2 address data bytes and 4 data bytes.
- 4) If the data is non zero, it is programmed at the address provided, while the next address and bytes are received and the previous data is echoed.
- 5) Loop to 1.

After reset, the MC68HC705B5 serial bootstrap routine will first echo two blocks of four bytes at \$0000, as no data is programmed yet.

If the data sent in is \$00, no programming in the EPROM takes place, and the contents of the accessed location are returned as a prompt. The entire EPROM memory can be read in this fashion (serial dump). The red LED will be on if the data read from the EPROM is not \$00.

Serial RAM loading and execute can be accomplished in this mode. A RAM byte will be written if the address sent by the host in the serial protocol points to the RAM.

In the RAM bootloader mode, all interrupt vectors are mapped to pseudo-vectors in RAM (see Table C-3). This allows programmers to use their own service-routine addresses. Each pseudo-vector is allowed three bytes of space rather than the two bytes for normal vectors, because an explicit jump (JMP) opcode is needed to cause the desired jump to the user's service-routine address.

 Table C-3
 Bootstrap vector targets in RAM

Vector targets in RAM	
SCI interrupt	\$00E4
Timer overflow	\$00E7
Timer output compare	\$00EA
Timer input capture	\$00ED
ĪRQ	\$00F0
SWI	\$00F3

A 10-byte stack is also reserved at the top of the RAM allowing, for example, one interrupt and two sub-routine levels.

Program execution is triggered by sending a negative (bit 7 set) high address; execution starts at address XADR (\$0083).

The RAM addresses between \$0050 and \$0082 are used by the loader and are therefore not available to the user during serial loading/executing.

Refer to Figure C-7 shows a suitable circuit. Figure C-9 shows address and data bus timing.


C.5.4 RAM parallel bootstrap load and execute

The RAM bootstrap program will start loading the RAM with external data (e.g. from a 2564 or 2764 EPROM). Before loading a new byte, the state of the PD4/AN4 pin is checked; if this pin goes to level '0', or if the RAM is full, then control is given to the loaded program at address \$0050.

If the data is supplied by a parallel interface, handshaking will be provided by PC5 and PC6 according to Figure C-10. If the data comes from an external EPROM, the handshake can be disabled by connecting together PC5 and PC6.

Figure C-8 shows a circuit that can be used to load the RAM with short test programs. Up to 8 programs can be loaded in turn from the EPROM. Selection is accomplished by means of the switches connected to the EPROM higher address lines (A8 through A10). If the user program sets PC0 to level '1', the external EPROM will be disabled, rendering both port A outputs and port B inputs available.

The EPROM parallel bootstrap loader circuit (Figure C-6) can also be used, provided VPP is tied to V_{DD} . The high order address lines will be at zero. The LEDs will stay off.



Note: A minimum V_{DD} voltage must be applied to the VPP6 pin at all times, including power-on, as a lower voltage could damage the device. Unless otherwise stated, EPROM programming is guaranteed at ambient (25°C) temperature only

Figure C-7 EPROM (RAM) serial bootstrap schematic diagram





Figure C-8 RAM parallel bootstrap schematic diagram

C.5.5 Bootstrap loader timing diagrams



 t_{ADE} max (address to data delay) 5 machine cycles t_{DHA} min (data hold time) 14 machine cycles

 t_{COOE} (load cycle time) 117 machine cycles < t_{COOE} < 150 machine cycles

 t_{CDDE} (programming cycle time) $t_{COOE} + t_{PROG}$ (5 ms nominal)

1 machine cycle = $1/(2f_0(Xtal))$

Figure C-9 EPROM parallel bootstrap loader timing diagram




Figure C-10 RAM parallel loader timing diagram

C.6 DC electrical characteristics

Note:

The complete table of DC electrical characteristics can be found in Section 11.2. The values contained in the following table should be used in conjunction with those quoted in that section.

Table C-4 Additional DC electrical characteristics for MC68HC705B5

 $(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = 25^{\circ}\text{C})$

Characteristic	Symbol	Min	Тур	Max	Unit
Input current Port B and port C pull-down (V _{IN} =V _{IH})	I _{RPD}		80		μА
EPROM absolute maximum voltage	V _{PP6} max	V _{DD}	_	18	V
EPROM programming voltage	V _{PP6}	15.0	15.5	16	V
EPROM programming current	I _{PP6}	_	_	18	mA
EPROM read voltage	V _{PP6R}	V_{DD}	V_{DD}	V_{DD}	V

C.7 Control timing

Note:

The complete table of control timing can be found in Section 11.4. The values contained in the following table should be used in conjunction with those quoted in that section.

Table C-5 Additional control timing for MC68HC705B5

 $(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = 25^{\circ} \text{ C})$

22 20 71					
Characteristic	Symbol	Min	Тур	Max	Unit
EPROM programming time	t _{PROG}	5	_	20	ms

THIS PAGE LEFT BLANK INTENTIONALLY

DMC68HC05B16

Maskset errata

This errata section outlines the differences between previously available masksets (D20J, F62J and G28F) and all other masksets. Unless otherwise stated, the main body of Appendix D refers to all these other masksets with any differences being noted in this errata section.

 Certain MC68HC05B16 masksets contain the same oscillator circuitry as the MC68HC05B6 (see Section 2.5.8.3). These are denoted by D20J, F62J and G28F.

The MC68HC05B16 is a device similar to the MC68HC05B6, but with increased RAM, ROM and self-check ROM sizes. The entire MC68HC05B6 data sheet, including the electrical characteristics, applies to the MC68HC05B16, with the exceptions outlined in this appendix.

D.1 Features

- 15 kbytes User ROM
- 352 bytes of RAM
- 496 bytes self-check ROM
- 52-pin PLCC, 56-pin SDIP and 64-pin QFP packages
- High speed version available

Table D-1 Mode of operation selection

IRQ pin	TCAP1 pin	PD3	PD4	Mode
V_{SS} to V_{DD}	V_{SS} to V_{DD}	Х	Х	Single chip
2V _{DD}	V_{DD}	0	Х	Self check
2V _{DD}	V_{DD}	1	0	Serial RAM loader
2V _{DD}	V_{DD}	1	1	Jump to any address

D.2 Self-check routines

The self-check routines for the MC68HC05B16 are identical to those of the MC68HC05B4 with the following exception.

The count byte on the MC68HC05B16 can be any value up to 256 (\$00). The first 176 bytes are loaded into RAM I and the remainder is loaded into RAM II starting at \$0250.







Figure D-1 MC68HC05B16 block diagram

D.3 External clock

When using an external clock the OSC1 and OSC2 pins should be driven in antiphase, as shown in Figure D-2. The t_{OXOV} or t_{ILCH} specifications (see Section 11.4) do not apply when using an external clock input. The equivalent specification of the external clock source should be used in lieu of t_{OXOV} or t_{ILCH} .



Crystal										
	2MHz	4MHz	Unit							
R _S (max)	400	75	Ω							
C ₀	5	7	pF							
C ₁	8	12	fF							
C _{OSC1}	15 – 40	15 – 30	pF							
C _{OSC2}	15 – 30	15 – 25	pF							
R _P	10	10	MΩ							
Q	30 000	40 000	_							

	2 – 4MHz	Unit
R _S (typ)	10	Ω
C ₀	40	pF
C ₁	4.3	pF
C _{OSC1}	30	pF
C _{OSC2}	30	pF
R _P	1 – 10	MΩ
Q	1250	_

(d) Typical crystal and ceramic resonator parameters

Figure D-2 Oscillator connections






Figure D-3 Memory map of the MC68HC05B16

Table D-2 Register outline

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port A data (PORTA)	\$0000									Undefined
Port B data (PORTB)	\$0001									Undefined
Port C data (PORTC)	\$0002						PC2/ ECLK			Undefined
Port D data (PORTD)	\$0003	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	Undefined
Port A data direction (DDRA)	\$0004									0000 0000
Port B data direction (DDRB)	\$0005									0000 0000
Port C data direction (DDRC)	\$0006									0000 0000
EEPROM/ECLK control	\$0007	0	0	0	0	ECLK I	1ERA	e1lat e	1PGM	0000 0000
A/D data (ADDATA)	\$0008									0000 0000
A/D status/control (ADSTAT)	\$0009	COCO	ADRC	ADON	0	CH3	CH2	CH1	CH0	0000 0000
Pulse length modulation A (PLMA)	\$000A									0000 0000
Pulse length modulation B (PLMB)	\$000B									0000 0000
Miscellaneous	\$000C	POR (1)	INTP	INTN	INTE	SFA	SFB	SM V	VDOG	(2) ?001 000?
SCI baud rate (BAUD)	\$000D	SPC1	SPC0	SCT1	SCT0	SCTO S	SCR2	SCR1 S	CR0 (00uu uuuu
SCI control 1 (SCCR1)	\$000E	R8	T8		М	WAKE	CPOL	СРНА	LBCL	Undefined
SCI control 2 (SCCR2)	\$000F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	0000 0000
SCI status (SCSR)	\$0010	TDRE	TC	RDRF	IDLE	OR	NF	FE		1100 000u
SCI data (SCDR)	\$0011									0000 0000
Timer control (TCR)	\$0012	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLV2	IEDG1 (LVL1	0000 00u0
Timer status (TSR)	\$0013	ICF1	OCF1	TOF	ICF2	OCF2				Undefined
Input capture high 1	\$0014									Undefined
Input capture low 1	\$0015									Undefined
Output compare high 1	\$0016									Undefined
Output compare low 1	\$0017									Undefined
Timer counter high	\$0018									1111 1111
Timer counter low	\$0019									1111 1100
Alternate counter high	\$001A									1111 1111
Alternate counter low	\$001B									1111 1100
Input capture high 2	\$001C									Undefined
Input capture low 2	\$001D									Undefined
Output compare high 2	\$001E									Undefined
Output compare low 2	\$001F									Undefined
Options (OPTR) (3)	\$0100							EE1P	SEC	Not affected

⁽¹⁾ This bit is set each time there is a power-on reset.

⁽²⁾ The state of the WDOG bit after reset is dependent upon the mask option selected; 1=watchdog enabled, 0=watchdog disabled.

⁽³⁾ This register is implemented in EEPROM; therefore reset has no effect on the individual bits.

E MC68HC705B16

To ensure correct operation of the MC68HC705B16 after power-on, the device must be reset a second time after power-on. This can be done in software using the MC68HC705B16 watchdog.

The following software sub-routine should be used:

RESET2 BSET 0, \$0C Start watchdog

STOP STOP causes immediate watchdog

system reset

The interrupt vector at \$3FF0 and \$3FF1 must be initialised with the RESET2 address value.

The MC68HC705B16 is a device similar to the MC68HC05B6, but with increased RAM and 15 kbytes of EPROM instead of 6 kbytes of ROM. In addition, the self-check routines available in the MC68HC05B6 are replaced by bootstrap firmware. The MC68HC705B16 is an OTPROM (one-time programmable ROM) version of the MC68HC05B16, meaning that once the application program has been loaded in the EPROM it can never be erased. The entire MC68HC05B6 data sheet applies to the MC68HC705B16, with the exceptions outlined in this appendix.

E.1 Features

- 15 kbytes EPROM
- 352 bytes of RAM
- 576 bytes bootstrap ROM
- Simultaneous programming of up to 8 bytes of EPROM
- Optional pull-down resistors available on all port B and port C pins
- 52-pin PLCC and 64-pin QFP packages
- High speed version not available




Figure E-1 MC68HC705B16 block diagram

14

Note:

The electrical characteristics of the MC68HC05B6 as provided in Section 11 do not apply to the MC68HC705B16. Data specific to the MC68HC705B16 can be found in this appendix.

MOTOROLA **MC68HC705B16** MC68HC05B6 E-2 Rev. 4






Figure E-2 Memory map of the MC68HC705B16

Table E-1 Register outline

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port A data (PORTA)	\$0000									Undefined
Port B data (PORTB)	\$0001									Undefined
Port C data (PORTC)	\$0002						PC2/ ECLK			Undefined
Port D data (PORTD)	\$0003	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	Undefined
Port A data direction (DDRA)	\$0004									0000 0000
Port B data direction (DDRB)	\$0005									0000 0000
Port C data direction (DDRC)	\$0006									0000 0000
EPROM/EEPROM/ECLK control	\$0007			E6LAT	E6PGM	ECLK	E1ERA	E1LAT E	1PGM	0000 0000
A/D data (ADDATA)	\$0008									0000 0000
A/D status/control (ADSTAT)	\$0009	COCO	ADRC	ADON	0	CH3	CH2	CH1	CHO (0000 0000
Pulse length modulation A (PLMA)	\$000A									0000 0000
Pulse length modulation B (PLMB)	\$000B									0000 0000
Miscellaneous	\$000C	POR (1)	INTP	INTN	INTE	SFA	SFB	SM \	VDOG	⁽²⁾ ?001 000?
SCI baud rate (BAUD)	\$000D	SPC1	SPC0	SCT1	SCT0	SCTO S	CR2	SCR1 S	CR0 C	Ouu uuuu
SCI control 1 (SCCR1)	\$000E	R8	T8		М	WAKE	CPOL	СРНА	LBCL	Undefined
SCI control 2 (SCCR2)	\$000F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	0000 0000
SCI status (SCSR)	\$0010	TDRE	TC	RDRF	IDLE	OR	NF	FE		1100 000u
SCI data (SCDR)	\$0011									0000 0000
Timer control (TCR)	\$0012	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLV2	IEDG1 (LVL1	0000 00u0
Timer status (TSR)	\$0013	ICF1	OCF1	TOF	ICF2	OCF2				Undefined
Input capture high 1	\$0014									Undefined
Input capture low 1	\$0015									Undefined
Output compare high 1	\$0016									Undefined
Output compare low 1	\$0017									Undefined
Timer counter high	\$0018									1111 1111
Timer counter low	\$0019									1111 1100
Alternate counter high	\$001A									1111 1111
Alternate counter low	\$001B									1111 1100
Input capture high 2	\$001C									Undefined
Input capture low 2	\$001D									Undefined
Output compare high 2	\$001E									Undefined
Output compare low 2	\$001F									Undefined
Options (OPTR) (3)	\$0100							EE1P	SEC	Not affected
Mask option register (MOR) ⁽⁴⁾	\$3DFE				RTIM	RWAT	WWAT	PBPD	PCPD	Not affected

⁽¹⁾ This bit is set each time there is a power-on reset.

⁽⁴⁾ This register is implemented in EPROM; therefore reset has no effect on the individual bits.



⁽²⁾ The state of the WDOG bit after reset is dependent upon the mask option selected; 1=watchdog enabled, 0=watchdog disabled.

⁽³⁾ This register is implemented in EEPROM; therefore reset has no effect on the individual bits.

E.2 External clock

When using an external clock the OSC1 and OSC2 pins should be driven in antiphase (see Figure D-2). The t_{OXOV} or t_{ILCH} specifications (see Section E.8) do not apply when using an external clock input. The equivalent specification of the external clock source should be used in lieu of t_{OXOV} or t_{ILCH} .

E.3 EPROM

The MC68HC705B16 memory map is given in Figure E-2. The device has a total of 15168 bytes of EPROM (including 14 bytes for User vectors) and 256 bytes of EEPROM.

The EPROM array is supplied by the VPP6 pin in both read and program modes. Typically the user's software would be loaded into a programming board where V_{PP6} is controlled by one of the bootstrap loader routines. It would then be placed in an application where no programming occurs. In this case the VPP6 pin should be hardwired to V_{DD} .

Warning: A minimum V_{DD} voltage must be applied to the VPP6 pin at all times, including power-on. Failure to do so could result in permanent damage to the device. Unless otherwise stated, EPROM programming is guaranteed at ambient (25°C) temperature only.

E.3.1 EPROM read operation

The execution of a program in the EPROM address range or a load from the EPROM are both read operations. The E6LAT bit in the EPROM/EEPROM control register should be cleared to '0' which automatically resets the E6PGM bit. In this way the EPROM is read like a normal ROM. Reading the EPROM with the E6LAT bit set will give data that does not correspond to the actual memory content. As interrupt vectors are in EPROM, they will not be loaded when E6LAT is set. Similarly, the bootstrap ROM routines cannot be executed when E6LAT is set. In read mode, the VPP6 pin must be at the V_{DD} level. When entering the STOP mode, the EPROM is automatically set to the read mode.

Note: An erased byte reads as \$00.

E.3.2 EPROM program operation

Typically the EPROM will be programmed by the bootstrap routines resident in the on-chip ROM. However, the user program can be used to program some EPROM locations if the proper procedure is followed. In particular, the programming sequence must be running in RAM, as the

14

EPROM will not be available for code execution while the E6LAT bit is set. The V_{PP6} switching must occur externally after the E6PGM bit is set, for example under control of a signal generated on a pin by the programming routine.

Note: When the part becomes a PROM, only the cumulative programming of bits to logic '1' is possible if multiple programming is made on the same byte.

To allow simultaneous programming of up to eight bytes, these bytes must be in the same group of addresses which share the same most significant address bits; only the three least significant bits can change.

E.3.3 EPROM/EEPROM/ECLK control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset	
EPROM/EEPROM/ECLK control	\$0007			E6LAT	E6PGM	ECLK	E1ERA E	1LAT E1	IPGM 00	00 0000	1

E6LAT — EPROM programming latch enable bit

- 1 (set) Address and up to eight data bytes can be latched into the EPROM for further programming providing the E6PGM bit is cleared.
- 0 (clear) Data can be read from the EPROM or firmware ROM; the E6PGM bit is reset to zero when E6LAT is '0'.

STOP, power-on and external reset clear the E6LAT bit.

Note: After the t_{ERA1} erase time or t_{PROG1} programming time, the E6LAT bit has to be reset to zero in order to clear the E6PGM bit.

E6PGM — EPROM program enable bit

This bit is the EPROM program enable bit. It can be set to '1' to enable programming only after E6LAT is set and at least one byte is written to the EPROM. It is not possible to clear this bit using software but clearing E6LAT will always clear E6PGM.

Table E-2 EPROM control bits description

E6LAT	E6PGM	Description
0	0	Read/execute in EPROM
1	0	Ready to write address/data to EPROM
1	1	programming in progress

Note: The E6PGM bit can never be set while the E6LAT bit is at zero.

14

ECLK

See Section 4.3.

E1ERA — EEPROM erase/programming bit

Providing the E1LAT and E1PGM bits are at logic one, this bit indicates whether the access to the EEPROM is for erasing or programming purposes.

- 1 (set) An erase operation will take place.
- 0 (clear) A programming operation will take place.

Once the program/erase EEPROM address has been selected, E1ERA cannot be changed.

E1LAT — EEPROM programming latch enable bit

- 1 (set) Address and data can be latched into the EEPROM for further program or erase operations, providing the E1PGM bit is cleared.
- 0 (clear) Data can be read from the EEPROM. The E1ERA bit and the E1PGM bit are reset to zero when E1LAT is '0'.

STOP, power-on and external reset clear the E1LAT bit.

Note: After the t_{ERA1} erase time or t_{PROG1} programming time, the E1LAT bit has to be reset to zero in order to clear the E1ERA bit and the E1PGM bit.

E1PGM — EEPROM charge pump enable/disable

- 1 (set) Internal charge pump generator switched on.
- 0 (clear) Internal charge pump generator switched off.

When the charge pump generator is on, the resulting high voltage is applied to the EEPROM array. This bit cannot be set before the data is selected, and once this bit has been set it can only be cleared by clearing the E1LAT bit.


A summary of the effects of setting/clearing bits 0, 1 and 2 of the control register are given in Table E-3.

Table E-3 EEPROM control bits description

E1ERA	E1LAT	E1PGM	Description
0	0	0	Read condition
0	1	0	Ready to load address/data for program/erase
0	1	1	Byte programming in progress
1	1	0	Ready for byte erase (load address)
1	1	1	Byte erase in progress

Note: The E1PGM and E1ERA bits are cleared when the E1LAT bit is at zero.

E.3.4 Mask option register



⁽¹⁾ This register is implemented in EPROM; therefore reset has no effect on the individual bits.

RTIM — Reset time

This bit can modify the time t_{PORL}, where the RESET pin is kept low after a power-on reset.

RWAT — Watchdog after reset

This bit can modify the status of the watchdog counter after reset. Usually, the watchdog system is disabled after power-on or external reset but when this bit is set, it will be active immediately after the following resets (except in bootstrap mode).

WWAT — Watchdog during WAIT mode

This bit can modify the status of the watchdog counter in WAIT mode. Normally, the watchdog system is disabled in WAIT mode but when this bit is set, the watchdog will be active in WAIT mode.

PBPD — Port B pull-down

This bit, when programmed, connects a resistive pull-down on each pin of port B. This pull-down, R_{PD}, is active on a given pin only while it is an input.

PCPD — Port C pull-down

This bit, when programmed, connects a resistive pull-down on each pin of port C. This pull-down, R_{PD} , is active on a given pin only while it is an input.

E.3.5 EEPROM options register (OPTR)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Options (OPTR) (1)	\$0100							EE1P	SEC	Not affected

⁽¹⁾ This register is implemented in EEPROM; therefore reset has no effect on the individual bits.

EE1P - EEPROM protect bit

In order to achieve a higher degree of protection, the EEPROM is effectively split into two parts, both working from the VPP1 charge pump. Part 1 of the EEPROM array (32 bytes from \$0100 to \$011F) cannot be protected; part 2 (224 bytes from \$0120 to \$01FF) is protected by the EE1P bit in the options register.

- 1 (set) Part 2 of the EEPROM array is not protected; all 256 bytes of EEPROM can be accessed for any read, erase or programming operations.
- 0 (clear) Part 2 of the EEPROM array is protected; any attempt to erase or program a location will be unsuccessful.

When this bit is set to 1 (erased), the protection will remain until the next power-on or external reset. EE1P can only be written to '0' when the E1LAT bit in the EEPROM control register is set.

Note: The EEPROM1 protect function is disabled while in bootstrap mode.

SEC — Secure bit

This bit allows the EPROM and EEPROM1 to be secured from external access. When this bit is in the erased state (set), the EPROM and EEPROM1 content is not secured and the device may be used in non user mode. When the SEC bit is programmed to 'zero', the EPROM and EEPROM1 content is secured by prohibiting entry to the non user mode. To deactivate the secure bit, the EPROM has to be erased by exposure to a high density ultraviolet light, and the device has to be entered into the EPROM erase verification mode with PD1 set. When the SEC bit is changed, its new value will have no effect until the next power-on or external reset.

- 1 (set) EEPROM/EPROM not protected.
- 0 (clear) EEPROM/EPROM protected.

E.4 Bootstrap mode

The 432 bytes of self-check firmware on the MC68HC05B6 are replaced by 576 bytes of bootstrap firmware. A detailed description of the modes of operation within bootstrap mode is given below.

The bootstrap program in mask ROM address locations \$0200 to \$024F and \$3E00 to \$3FEF can be used to program the EPROM and the EEPROM, to check if the EPROM is erased or to load and execute data in RAM.

After reset, while going to the bootstrap mode, the vector located at address \$3FEE and \$3FEF (RESET) is fetched to start execution of the bootstrap program. To place the part in bootstrap mode, the \overline{IRQ} pin should be at + 9V with the TCAP1 pin 'high' during transition of the \overline{RESET} pin from low to high. The hold time on the \overline{IRQ} and TCAP1 pins is two clock cycles after the external RESET pin is brought high.

When the MC68HC705B16 is placed in the bootstrap mode, the bootstrap reset vector is fetched and the bootstrap firmware starts to execute. Table E-4 shows the conditions required to enter each level of bootstrap mode on the rising edge of RESET.

 Table E-4
 Mode of operation selection

IRQ pin	TCAP1 pin	PD1	PD2	PD3	PD4	Mode
V_{SS} to V_{DD}	V_{SS} to V_{DD}	Х	Х	Х	Х	Single chip
+ 9 Volts	V_{DD}	0	0	Х	0	Erased EPROM verification (EEV)
+ 9 Volts	V _{DD}	1	0	0	0	Erased EPROM verification; erase EEPROM; EPROM/EEPROM parallel program/verify
+ 9 Volts	V _{DD}	1	0	1	0	Erased EPROM verification; erase EEPROM; EPROM/EEPROM/ RAM serial bootstrap load and execute
+ 9 Volts	V_{DD}	х	х	0	1	RAM parallel bootstrap load and execute (if SEC bit = 1)
+ 9 Volts	V_{DD}	х	х	1	1	Serial EPROM/EEPROM/RAM bootloader (if SEC = 1)

x = Don't care

The bootstrap program first copies part of itself in RAM (except 'RAM parallel load'), as the program cannot be executed in ROM during verification/programming of the EPROM. It then sets the TCMP1 output to a logic high level.




Figure E-3 Modes of operation flow chart (1 of 2)

Figure E-4 Modes of operation flow chart (2 of 2)

E.4.1 Erased EPROM verification

If a non \$00 byte is detected, the red LED is turned on and the routine stops (see Figure E-3 and Figure E-4). Only when the entire EPROM content is verified as erased does the green LED switch on. PD1 is then checked. If PD1=0, the bootstrap program stops here and no programming occurs until such time as a high level is sensed on PD1. If PD1=1, the bootstrap program proceeds to erase the EEPROM1 for a nominal 100 ms (4.0 MHz crystal). It is then checked for complete erasure; if a non \$FF byte is detected, the red LED is turned on, and erase is performed a second time, and so on until total erasure is verified. At this point, both EPROM and EEPROM1 are completely erased and the security bit is cleared. The programming operation can then be performed. A schematic diagram of the circuit required for erased EPROM verification is shown in Figure E-7.

E.4.2 EPROM/EEPROM parallel bootstrap

Before the parallel bootstrap routines begin, the erased EPROM verification program is executed as described in Section E.4.1. When PD2=0, the programming time is set to 5 milliseconds with the bootstrap program and verify for the EPROM taking approximately 15 seconds. The EPROM is loaded in increasing address order with non EPROM segments being skipped by the loader. Simultaneous programming is performed by reading eight bytes of data before actual programming is performed, thus the loading time of the internal EPROM is divided by eight.

Parallel data is entered through Port A, while the 14-bit address is output on port B, PC0 to PC4 and TCMP2. If the data comes from an external EPROM, the handshake can be disabled by connecting together PC5 and PC6. If the data is supplied by a parallel interface, handshaking will be provided by PC5 and PC6 according to the timing diagram of Figure E-5 (see also Figure E-6).

During programming, the green LED will flash at about 3 Hz.

Upon completion of the programming operation, the contents of the EPROM and EEPROM1 are checked against the external data source. If programming is verified the green LED stays on, while an error will cause the red LED to be turned on. Figure E-7 is a schematic diagram of a circuit that can be used to program the EPROM or to load and execute data in the RAM.

Note: The entire EPROM and EEPROM1 can be loaded from the external source; if it is desired to leave a segment undisturbed, the data for this segment should be all zeros for EPROM data and all \$FFs for EEPROM1 data.

14





Figure E-5 Timing diagram with handshake




 t_{ADE} max (address to data delay) 5 machine cycles t_{DHA} min (data hold time) 14 machine cycles

 t_{COOE} (load cycle time) 117 machine cycles < t_{COOE} < 150 machine cycles

 t_{CDDE} (programming cycle time) t_{COOE} + t_{PROG} (5 ms nominal for EPROM; 10ms for EEPROM1))

1 machine cycle = $1/(2f_0(Xtal))$

Figure E-6 Parallel EPROM loader timing diagram



Note: This circuit is recommended for programming only at 25°C and not for use in the end application, or at temperatures other than 25°C. If used in the end application, VPP6 should be tied to VDD to avoid damaging the device.

Figure E-7 EPROM Parallel bootstrap schematic diagram

E.4.3 EEPROM/EPROM/RAM serial bootstrap

For erased EPROM verification, PD4 must be at '0'. In this case, erased EPROM verification executes as described in Section E.4.1 before control is given to the serial routine.

If PD4 is at '1', the program initially checks the state of the security bit. If the security bit is active ('0'), the program will not enter serial bootstrap and the red LED will flash. Otherwise the serial bootstrap program will be executed according to Figure E-3 and Figure E-4.

The serial routine communicates through the SCI with an external host, typically a PC, by means of an RS232 link at 9600 baud, 8-bit, no parity and full duplex. Refer to Figure E-8 for a schematic diagram of a suitable circuit.

Note:

Data format is not ASCII, but 8-bit binary, so a complementary program must be run by the host to supply the required format. Such a program is available for the IBM PC from Motorola.

The EPROM bootstrap routines are used to customise the OTP EPROM. To increase the speed of programming the 15 kbytes, four bytes are programmed while the data is simultaneously transmitted back and forward in full duplex. This implies that while 4 bytes are being programmed the next 4 bytes are received and the preceding 4 bytes are echoed. The format accepted by the serial loader is as follows:

1) EPROM locations

[address n high] [address n low] [data(n)] [data (n+1)] [data (n+2)] [data (n+3)]

Address n must have the two least significant bits at zero so that n, n+1, n+2 and n+3 have identical most significant bits. These blocks of four bytes do not need to be contiguous, as a new address is transmitted for each new group.

2) EEPROM1 locations

[address n high] [address n low] [data(n)] [dummy data 1] [dummy data 2] [dummy data 3]


The same four byte protocol of data exchange is used, but only the first data value is programmed at address n. The three following dummy data values must be sent to be in agreement with the protocol, but are not significant.

The protocol is as follows:

- The MC68HC705B16 sends the last two bytes programmed to the host as a prompt; this also allows the host to verify that programming has been carried out correctly.
- 2) In response to the first byte prompt, the host sends the first address byte.
- 3) After receiving the first address byte, the MC68HC705B16 sends the next byte programmed.

14

MOTOROLA **MC68HC705B16** MC68HC05B6 F-16 Rev. 4



Note: A minimum V_{DD} voltage must be applied to the VPP6 pin at all times, including power-on, as a lower voltage could damage the device. Unless otherwise stated, EPROM programming is guaranteed at ambient (25°C) temperature only

Figure E-8 RAM/EPROM/EEPROM serial bootstrap schematic diagram

- 4) The exchange of data continues until the MC68HC705B16 has sent the four data bytes and the host has sent the 2 address data bytes and 4 data bytes.
- 5) If the data is different from \$00 for EPROM or \$FF for EEPROM, it is programmed at the address provided, while the next address and bytes are received and the previous data is echoed.
- 6) Loop to 1.

After reset, the MC68HC705B16 serial bootstrap routine will first echo two blocks of four bytes at \$00, as no data is programmed yet.

If the data received is \$00 for EPROM locations or \$FF for EEPROM locations, no programming in the EPROM and EEPROM1 takes place, and the contents of the accessed location are returned as a prompt. The entire EPROM/EEPROM memory can be read in this fashion (serial dump).

Warning: When using this function with a programmed device, the device must be placed into RAM/EPROM/EEPROM serial bootstrap mode without EPROM erase check (PD4 = 1).

Serial RAM loading and execute can be accomplished in this mode. A RAM byte will be written if the address sent by the host in the serial protocol points to the RAM.

RAM bytes \$008B–\$00E3 and \$0250–\$02ED are available for user test programs. A 10-byte stack resides at the top of RAMI, allowing, for example, one interrupt and two sub-routine levels. The RAM addresses between \$0050 and \$008A are used by the loader and are therefore not available to the user during serial loading/executing.

If the SEC bit is at '1', program execution is triggered by sending a negative (bit 7 set) high address; execution starts at address XADR (\$008B).

In the RAM bootloader mode, all interrupt vectors are mapped to pseudo-vectors in RAM (see Table E-5). This allows programmers to use their own service-routine addresses. Each pseudo-vector is allowed three bytes of space rather than the two bytes for normal vectors, because an explicit jump (JMP) opcode is needed to cause the desired jump to the user's service routine address.

Table E-5 Bootstrap vector targets in RAM

Vector targets in RAM	
SCI interrupt	\$02EE
Timer overflow	\$02F1
Timer output compare	\$02F4
Timer input capture	\$02F7
ĪRQ	\$02FA
SWI	\$02FD

MOTOROLA MC68HC705B16 MC68HC05B6 F-18 Rev. 4

E.4.4 RAM parallel bootstrap

The program first checks the state of the security bit. If the SEC bit is active, i.e. '0', the program will not enter the RAM bootstrap mode and the red LED will flash. Otherwise the RAM bootstrap program will start loading the RAM with external data (e.g. from a 2564 or 2764 EPROM). Before loading a new byte the state of the PD4/AN4 pin is checked. If this pin goes to level '0', or if the RAM is full, then control is given to the loaded program at address \$0050. See Figure E-3 and Figure E-4.

If the data is supplied by a parallel interface, handshaking will be provided by PC5 and PC6 according to Figure E-9. If the data comes from an external EPROM, the handshake can be disabled by connecting together PC5 and PC6.

Figure E-10 provides a schematic diagram of a circuit that can be used to load the RAM with short test programs. Up to 8 programs can be loaded in turn from the EPROM. Selection is accomplished by means of the switches connected to the EPROM higher address lines (A8 through A10). If the user program sets PC0 to level '1', this will disable the external EPROM, thus rendering both port A output and port B input available. The EPROM parallel bootstrap loader schematic can also be used (Figure E-7), provided VPP is at V_{DD} level. The high order address lines will be at zero. The LEDs will stay off.




Figure E-9 Parallel RAM loader timing diagram

E.4.4.1 Jump to start of RAM (\$0050)

PD4 must be high during the first 49 program cycles and pulled low before the 68th cycle for immediate jump execution at address \$0050.




Figure E-10 RAM parallel bootstrap schematic diagram

E.5 Absolute maximum ratings

Table E-6 Absolute maximum ratings

Rating	Symbol	Value	Unit
Supply voltage ⁽¹⁾	V_{DD}	- 0.5 to +7.0	V
Input voltage (Except V _{PP1} and V _{PP6})	V _{IN}	$V_{SS} - 0.5 \text{ to } V_{DD} + 0.5$	V
Input voltage – Self-check mode (IRQ pin only)	V _{IN}	V _{SS} – 0.5 to 2V _{DD} + 0.5	V
Operating temperature range - Standard (MC68HC705B16) - Extended (MC68HC705B16C) - Industrial (MC68HC705B16V) - Automotive (MC68HC705B16M)	T _A	T _L to T _H 0 to +70 -40 to +85 -40 to +105 -40 to +125	°C
Storage temperature range	T _{STG}	- 65 to +150	°C
Current drain per pin (excluding VDD and VSS) ⁽²⁾			
- Source	I _D	25	mA
– Sink	l _S	45	mA

⁽¹⁾ All voltages are with respect to V_{SS}.

Note:

This device contains circuitry designed to protect against damage due to high electrostatic voltages or electric fields. However, it is recommended that normal precautions be taken to avoid the application of any voltages higher than those given in the maximum ratings table to this high impedance circuit. For maximum reliability all unused inputs should be tied to either V_{SS} or V_{DD} .

⁽²⁾ Maximum current drain per pin is for one pin at a time, limited by an external resistor.

E.6 DC electrical characteristics

Table E-7 DC electrical characteristics for 5V operation

 $(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_{\Delta} = T_{L} \text{ to } T_{H})$

$(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, I_A = I_L \text{ to } I_H)$						
Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit	
Output voltage $I_{LOAD} = -10 \mu\text{A}$ $I_{LOAD} = +10 \mu\text{A}$	V _{OH} V _{OL}	V _{DD} - 0.1	_ _	_ 0.1	V	
Output high voltage (LOAD = 0.8mA) PA0-7, PB0-7, PC0-7, TCMP1, TCMP2 Output high voltage (LOAD = 1.6mA)	V _{OH}	V _{DD} - 0.8	V _{DD} - 0.4	_	V	
TDO, SCLK, PLMA, PLMB	V _{OH}	V _{DD} – 0.8	V _{DD} – 0.4			
Output low voltage (I _{LOAD} = 1.6mA) PA0-7, PB0-7, PC0-7, TCMP1, TCMP2, TDO, SCLK, PLMA, PLMB	V _{OL}	_	0.1	0.4	V	
Output low voltage (I _{LOAD} = 1.6mA) RESET	V _{OL}		0.4	1		
Input high voltage PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ, RESET, TCAP1, TCAP2, RDI	V _{IH}	0.7V _{DD}	_	V _{DD}	V	
Input low voltage PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ, RESET, TCAP1, TCAP2, RDI	V _{IL}	V _{SS}	_	0.2V _{DD}	V	
Supply current ⁽³⁾ RUN (SM = 0) (See Figure 11-1) RUN (SM = 1) (See Figure 11-2) WAIT (SM = 0) (See Figure 11-3) WAIT (SM = 1) (See Figure 11-4) STOP	I _{DD} I _{DD} I _{DD} I _{DD}	- - - -	5.0 1.0 1.5 0.9	6 1.5 2 1	mA mA mA mA	
0 to 70 (standard) - 40 to 85 (extended) - 40 to 105 (industrial) - 40 to 125 (automotive)	I _{DD} I _{DD} I _{DD}	_ _ _ _	2 - -	10 20 60 60	μΑ μΑ μΑ μΑ	
High-Z leakage current PA0-7, PB0-7, PC0-7, TDO, RESET, SCLK	I _{IL}	_	±0.2	±1	μА	
Input current Port B and port C pull-down (V _{IN} =V _{IH})	I _{RPD}		80		μА	
Input current (0 to 70) IRQ, OSC1, TCAP1, TCAP2, RDI, PD0/AN0-PD7/AN7 (channel not selected)	I _{IN}	_	±0.2	±1	μА	
Input current (- 40 to 125) IRQ, OSC1, TCAP1, TCAP2, RDI, PD0/AN0-PD7/AN7 (channel not selected)	I _{IN}	_	_	±5	μА	
Capacitance Ports (as input or output), RESET, TDO, SCLK IRQ, TCAP1, TCAP2, OSC1, RDI PD0/AN0-PD7/AN7 (A/D off) PD0/AN0-PD7/AN7 (A/D on)	C _{OUT} C _{IN} C _{IN} C _{IN}	_ _ _ _	_ _ 12 22	12 8 — —	pF pF pF pF	

⁽¹⁾ All b_D measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).

14

⁽²⁾ Typical values are at mid point of voltage range and at 25°C only.

⁽³⁾ RUN and WAIT I $_{DD}$: measured using an external square-wave clock source (f $_{OSC}$ = 4.2MHz); all inputs 0.2 V from rail; no DC loads; maximum load on outputs 50pF (20pF on OSC2). STOP /WAIT I $_{DD}$: all ports configured as inputs; V_L = 0.2 V and V_{IH} = V $_{DD}$ – 0.2 V: STOP I $_{DD}$ measured with OSC1 = V $_{DD}$. WAIT I $_{DD}$ is affected linearly by the OSC2 capacitance.

Table E-8 DC electrical characteristics for 3.3V operation

 $(V_{DD} = 3.3 \text{Vdc} \pm 10\%, V_{SS} = 0 \text{Vdc}, T_{\Delta} = T_{L} \text{ to } T_{H})$

$(V_{DD} = 3.3 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, I_A = I_L \text{ to } I_H)$			(2)		
Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output voltage					
$I_{LOAD} = -10 \mu\text{A}$	V _{OH}	V _{DD} - 0.1	_	_	V
$I_{LOAD} = +10 \mu\text{A}$	V _{OL}	_	_	0.1	
Output high voltage (I _{LOAD} = 0.8mA)					
PA0-7, PB0-7, PC0-7, TCMP1, TCMP2	V _{OH}	V _{DD} – 0.3	V _{DD} - 0.1	_	v
Output high voltage (LOAD = 1.6mA)					, v
TDO, SCLK, PLMA, PLMB	V _{OH}	V _{DD} - 0.3	V _{DD} - 0.1	_	
Output low voltage (I _{LOAD} = 1.6 mA)					
PA0-7, PB0-7, PC0-7, TCMP1, TCMP2,	V _{OL}	_	0.1	0.4	
TDO, SCLK, PLMA, PLMB	VOL	_	0.1	0.4	V
Output low voltage (I _{LOAD} = 1.6 mA)	V		0.2	0.6	
RESET	V _{OL}		0.2	0.0	
Input high voltage					
PA0-7, PB0-7, PC0-7, PD0-7, OSC1,	V _{IH}	0.7V _{DD}	-	V_{DD}	V
ĪRQ, RESET, TCAP1, TCAP2, RDI					
Input low voltage					
PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ ,	V _{II}	V _{SS}	_	0.2V _{DD}	V
RESET, TCAP1, TCAP2, RDI	. -				
Supply current ⁽³⁾					
RUN (SM = 0) (See Figure 11-1)	l _{DD}	_	2.0	3	mA
RUN (SM = 1) (See Figure 11-2)	I _{DD}	_	0.8	1	mA
WAIT (SM = 0) (See Figure 11-3)	I _{DD}	_	1.0	1.5	mA
WAIT (SM = 1) (See Figure 11-4)	I _{DD}	_	0.4	0.5	mA
STOP					
0 to 70 (standard)	I _{DD}	_	1	10	μA
- 40 to 85 (extended)	I _{DD}	_	_	10	μA
- 40 to 105 (industrial)	I _{DD}	_	_	40	μA
- 40 to 125 (automotive)	I _{DD}	_	_	40	μA
High-Z leakage current	00				•
PA0-7, PB0-7, PC0-7, TDO, RESET, SCLK	I _{IL}	_	±0.2	±1	μΑ
Input current	"-				•
Port B and port C pull-down (V _{IN} =V _{IH})	I _{RPD}		80		μΑ
Input current (0 to 70)	INFD				
IRQ, OSC1, TCAP1, TCAP2, RDI,	l _{IN}	_	±0.2	±1	μΑ
PD0/AN0-PD7/AN7 (channel not selected)	IIN			,,	"
Input current (– 40 to 125)					
IRQ, OSC1, TCAP1, TCAP2, RDI,	l _{IN}	_	_	±5	μΑ
PD0/AN0-PD7/AN7 (channel not selected)	-iiv				ļ , , , ,
Capacitance					
Ports (as input or output), RESET, TDO, SCLK	C _{OUT}	_	_	12	pF
IRQ, TCAP1, TCAP2, OSC1, RDI	C _{IN}	_	_	8	pF
PD0/AN0-PD7/AN7 (A/D off)	C _{IN}	_	12	_	pF
PD0/AN0-PD7/AN7 (A/D on)	C _{IN}	_	22	_	pF
I DOMINO I DITANT (AD ON)	l cin				μ

⁽¹⁾ All b_D measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).

⁽²⁾ Typical values are at mid point of voltage range and at 25°C only.

⁽³⁾ RUN and WAIT I $_{DD}$: measured using an external square-wave clock source (f $_{OSC}$ = 2.0 MHz); all inputs 0.2 V from rail; no DC loads; maximum load on outputs 50pF (20pF on OSC2). STOP /WAIT I $_{DD}$: all ports configured as inputs; V_{L} = 0.2 V and V_{IH} = V_{DD} – 0.2 V: STOP I $_{DD}$ measured with OSC1 = V_{DD} . WAIT I $_{DD}$ is affected linearly by the OSC2 capacitance.

E.7 A/D converter characteristics

Table E-9 A/D characteristics for 5V operation

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Characteristic	Parameter	Min	Max	Unit
Resolution	Number of bits resolved by the A/D	8	_	Bit
Non-linearity	Max deviation from the best straight line through the A/D transfer characteristics $(V_{RH} = V_{DD} \text{ and } V_{RL} = 0V)$	_	± 0.5	LSB
Quantization error	Uncertainty due to converter resolution	_	± 0.5	LSB
Absolute accuracy	Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors	_	±1	LSB
Conversion range	Analog input voltage range	V _{RL}	V _{RH}	V
V _{RH}	Maximum analog reference voltage	V _{RL}	V _{DD} + 0.1	V
V _{RL}	Minimum analog reference voltage	V _{SS} - 0.1	V_{RH}	V
$\Delta V_R^{(1)}$	Minimum difference between V $_{\rm RH}$ and V $_{\rm RL}$	3	_	V
Conversion time	Total time to perform a single analog to digital conversion a. External clock (OSC1, OSC2) b. Internal RC oscillator	_ _	32 32	t _{CYC}
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes	GL	JARANTEED	
Zero input reading	Conversion result when V _{IN} = V _{RL}	00	_	Hex
Full scale reading	Conversion result when V _{IN} = V _{RH}	_	FF	Hex
Sample acquisition time	Analog input acquisition sampling a. External clock (OSC1, OSC2) b. Internal RC oscillatof ⁽²⁾	_ _	12 12	t _{CYC} μs
Sample/hold capacitance	Input capacitance on PD0/AN0-PD7/AN7	_	12	pF
Input leakage ⁽³⁾	Input leakage on A/D pins PD0/AN0-PD7/AN7, VRL, VRH	_	1	μΑ

⁽¹⁾ Performance verified down to 2.5V Δ VR, but accuracy is tested and guaranteed at Δ VR = 5V \pm 10%.

⁽²⁾ Source impedances greater than $10k\Omega$ will adversely affect internal charging time during input sampling.

⁽³⁾ The external system error caused by input leakage current is approximately equal to the product of R source and input current. Input current to A/D channel will be dependent on external source impedance (see Figure 8-2).

 $(V_{DD} = 3.3 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Characteristic	Parameter	Min	Max	Unit
Resolution	Number of bits resolved by the A/D	8	_	Bit
Non-linearity	Max deviation from the best straight line through the A/D transfer characteristics $(V_{RH} = V_{DD} \text{ and } V_{RL} = 0V)$	_	±1	LSB
Quantization error	Uncertainty due to converter resolution	_	±1	LSB
Absolute accuracy	Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors	_	±2	LSB
Conversion range	Analog input voltage range	V_{RL}	V_{RH}	V
V _{RH}	Maximum analog reference voltage	V _{RL}	V _{DD} + 0.1	V
V _{RL}	Minimum analog reference voltage	V _{SS} - 0.1	V_{RH}	V
ΔV_R	Minimum difference between V $_{\rm RH}$ and V $_{\rm RL}$	3	_	V
Conversion time	Total time to perform a single analog to digital conversion Internal RC oscillator	_	32	μs
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes	GL	IARANTEED	
Zero input reading	Conversion result when V _{IN} = V _{RL}	00	_	Hex
Full scale reading	Conversion result when V _{IN} = V _{RH}		FF	Hex
Sample acquisition time	Analog input acquisition sampling Internal RC oscillato(1)		12	μs
Sample/hold capacitance	Input capacitance on PD0/AN0-PD7/AN7		12	pF
Input leakage ⁽²⁾	Input leakage on A/D pins PD0/AN0-PD7/AN7, VRL, VRH	_	1	μΑ

⁽¹⁾ Source impedances greater than $10k\Omega$ will adversely affect internal charging time during input sampling.

⁽²⁾ The external system error caused by input leakage current is approximately equal to the product of R source and input current. Input current to A/D channel will be dependent on external source impedance (see Figure 8-2).

E.8 Control timing

Table E-11 Control timing for 5V operation

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Characteristic	Symbol	Min	Max	Unit
Frequency of operation				
Crystal option	fosc	_	4.2	MHz
External clock option	fosc	dc	4.2	MHz
Internal operating frequency (fosc/2)				
Using crystal	f_{OP}	dc	2.1	MHz
Using external clock	f _{OP}	dc	2.1	MHz
Cycle time (see Figure 9-1)	t _{CYC}	480	_	ns
Crystal oscillator start-up time (see Figure 9-1)	фхол	_	100	ms
Stop recovery start-up time (crystal oscillator)	ıŁсн		100	ms
RC oscillator stabilization time	ÅDRC		5	μs
A/D converter stabilization time	ADON		500	μs
External RESET input pulse width	t _{RL}	1.5	_	t _{CYC}
Power-on RESET output pulse width				
4064 cycle	t _{PORL}	4064	_	t _{CYC}
16 cycle	t _{PORL}	16	_	t _{CYC}
Watchdog RESET output pulse width	t _{DOGL}	1.5	_	t _{CYC}
Watchdog time-out	t _{DOG}	6144	7168	t _{CYC}
EEPROM byte erase time				
0 to 70 (standard)	t_{ERA}	10	_	ms
40 to 85 (extended)	t_{ERA}	10	_	ms
 40 to 105 (industrial) 	t_{ERA}	10	-	ms
 40 to 125 (automotive) 	t_{ERA}	10	_	ms
EEPROM byte program time (1)				
0 to 70 (standard)	t_{PROG}	10	_	ms
40 to 85 (extended)	t_{PROG}	10	_	ms
 40 to 105 (industrial) 	t_{PROG}	15	_	ms
- 40 to 125 (automotive)	t _{PROG}	20	_	ms
Timer (see Figure E-11)				
Resolution ⁽²⁾	t _{RESL}	4	_	t _{CYC}
Input capture pulse width	t_{TH} , t_{TL}	125	_	ns
Input capture pulse period	t _{TLTL}	(3)	_	t _{CYC}
Interrupt pulse width (edge-triggered)	ħын	125		ns
Interrupt pulse period	†LIL	(4)		t _{CYC}
OSC1 pulse width (5)	t _{OH} , t _{OL}	90	_	ns
Write/Erase endurance (6)(7)	_	10000		cycles
Data retention ⁽⁶⁾⁽⁷⁾	_	10		years

⁽¹⁾ For bus frequencies less than 2 MHz, the internal RC oscillator should be used when programming the EEPROM.

- (5) t_{OH} and t_{OL} should not total less than 238ns.
- (6) At a temperature of 85°C
- (7) Refer to Reliability Monitor Report (current quarterly issue) for current failure rate information.

14

⁽²⁾ Since a 2-bit prescaler in the timer must count four external cycles $\{t_{YC}\}$, this is the limiting factor in determining the timer resolution.

⁽³⁾ The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 ¿YC.

⁽⁴⁾ The minimum period t_{ILII} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 ξ_{YC} .

Table E-12 Control timing for 3.3V operation

 $(V_{DD} = 3.3 \text{Vdc} \pm 10\%, V_{SS} = 0 \text{Vdc}, T_A = T_1 \text{ to } T_H)$

Characteristic	Symbol	Min	Max	Unit
Frequency of operation				
Crystal option	fosc	_	2.0	MHz
External clock option	fosc	dc	2.0	MHz
Internal operating frequency ($\delta_{SC}/2$)				
Using crystal	f_{OP}	_	1.0	MHz
Using external clock	f _{OP}	dc	1.0	MHz
Cycle time (see Figure 9-1)	tcyc	1000	_	ns
Crystal oscillator start-up time (see Figure 9-1)	фхоу	_	100	ms
Stop recovery start-up time (crystal oscillator)	ıŁсн		100	ms
RC oscillator stabilization time	ÅDRC		5	μs
A/D converter stabilization time	ADON		500	μs
External RESET input pulse width	t _{RL}	1.5	_	t _{CYC}
Power-on RESET output pulse width				
4064 cycle	t _{PORL}	4064	_	tcyc
16 cycle	t _{PORL}	16	_	t _{CYC}
Watchdog RESET output pulse width	†bogL	1.5	_	t _{CYC}
Watchdog time-out	t _{DOG}	6144	7168	t _{CYC}
EEPROM byte erase time				
0 to 70 (standard)	t_{ERA}	30	–	ms
 40 to 85 (extended) 	t_{ERA}	30	–	ms
- 40 to 105 (industrial)	t_{ERA}	30	_	ms
- 40 to 125 (automotive)	t _{ERA}	30	_	ms
EEPROM byte program time (1)				
0 to 70 (standard)	t_{PROG}	30	–	ms
 40 to 85 (extended) 	t _{PROG}	30	_	ms
40 to 105 (industrial)	t _{PROG}	30	-	ms
- 40 to 125 (automotive)	t _{PROG}	30	_	ms
Timer (see Figure E-11)				
Resolution ⁽²⁾	t _{RESL}	4	–	t_{CYC}
Input capture pulse width	t_{TH} , t_{TL}	250	–	ns
Input capture pulse period	t _{TLTL}	_(3)		t _{CYC}
Interrupt pulse width (edge-triggered)	ţин	250	_	ns
Interrupt pulse period	İ LIL	_(4)	_	t _{CYC}
OSC1 pulse width (5)	t _{OH} , t _{OL}	200	_	ns
Write/Erase endurance (6)(7)	_	10000		cycles
Data retention ⁽⁶⁾⁽⁷⁾	_	10		years

- (1) For bus frequencies less than 2 MHz, the internal RC oscillator should be used when programming the EEPROM.
- (2) Since a 2-bit prescaler in the timer must count four external cycles $\{t_{YC}\}$, this is the limiting factor in determining the timer resolution.
- (3) The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24\,\mbox{\&y}_{C}$.
- (4) The minimum period t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 ξ_{YC} .
- (5) t_{OH} and t_{OL} should not total less than 500ns.
- (6) At a temperature of 85°C
- (7) Refer to Reliability Monitor Report (current quarterly issue) for current failure rate information.



Figure E-11 Timer relationship

E.9 EPROM electrical characteristics

Table E-13 DC electrical characteristics for 5V operation

 $(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = 25^{\circ}\text{C})$

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
EPROM					
Absolute maximum voltage	V _{PP6} max	V_{DD}	_	18	V
Programming voltage	V _{PP6}	15	15.5	16	V
Programming current	I _{PP6}	_	50	64	mA
Read voltage	V _{PP6R}	V_{DD}	V_{DD}	V_{DD}	V

- (1) All bD measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).
- (2) Typical values are at mid point of voltage range and at 25°C only.

Table E-14 Control timing for 5V operation

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = 25^{\circ}\text{C})$

Characteristic	Symbol	Min	Max	Unit
EPROM programming time	t _{PROG}	5	20	ms

Table E-15 Control timing for 3.3V operation

 $(V_{DD} = 3.3 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_{\Delta} = 25^{\circ}\text{C})$

(100 cre 100 cre 1, 23 crest, 14 cre				
Characteristic	Symbol	Min	Max	Unit
EPROM programming time	t _{PROG}	5	20	ms

F MC68HC705B16N

The MC68HC705B16N is a new device identical to the MC68HC705B16 in its memory map and functionality, except for the following:

- Bootloader
- · Reset pulse width
- · Reset twice issue
- Electrical characteristics

On the MC68HC705B16 there was a requirement to reset the device a second time after power-on. On the MC68HC705B16N this reset twice action is now not required. The interrupt service routine for the vector at address \$3FF0–\$3FF1 is no longer required, as the vector will never be fetched. However, the interrupt service routine and vector contents required for the MC68HC705B16 (see Section E, page E–1) can also be kept on the MC68HC705B16N with no detrimental effect, although they will never be used.

The MC68HC705B16N is a device similar to the MC68HC05B6, but with increased RAM and 15 kbytes of EPROM instead of 6 kbytes of ROM. In addition, the self-check routines available in the MC68HC05B6 are replaced by bootstrap firmware. The MC68HC705B16N is an OTPROM (one-time programmable ROM) version of the MC68HC05B16, meaning that once the application program has been loaded in the EPROM it can never be erased. The entire MC68HC05B6 data sheet applies to the MC68HC705B16N, with the exceptions outlined in this appendix.

F.1 Features

- 15 kbytes EPROM
- 352 bytes of RAM
- 576 bytes bootstrap ROM
- Simultaneous programming of up to 8 bytes of EPROM
- Optional pull-down resistors available on all port B and port C pins
- 52-pin PLCC and 64-pin QFP packages




Figure F-1 MC68HC705B16N block diagram

Note:

The electrical characteristics of the MC68HC05B6 as provided in Section 11 do not apply to the MC68HC705B16N. Data specific to the MC68HC705B16N can be found in this appendix.




Figure F-2 Memory map of the MC68HC705B16N

Table F-1 Register outline

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit (State on reset
Port A data (PORTA)	\$0000									Undefined
Port B data (PORTB)	\$0001									Undefined
Port C data (PORTC)	\$0002						PC2/ ECLK			Undefined
Port D data (PORTD)	\$0003	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	Undefined
Port A data direction (DDRA)	\$0004									0000 0000
Port B data direction (DDRB)	\$0005									0000 0000
Port C data direction (DDRC)	\$0006									0000 0000
EPROM/EEPROM/ECLK control	\$0007			E6LAT	E6PGM	ECLK	E1ERA	E1LAT E	1PGM	0000 0000
A/D data (ADDATA)	\$0008									0000 0000
A/D status/control (ADSTAT)	\$0009	COCO	ADRC	ADON	0	CH3	CH2	CH1	CH0	0000 0000
Pulse length modulation A (PLMA)	\$000A									0000 0000
Pulse length modulation B (PLMB)	\$000B									0000 0000
Miscellaneous	\$000C	POR (1)	INTP	INTN	INTE	SFA	SFB	SM	WDOG	⁽²⁾ ?001 000?
SCI baud rate (BAUD)	\$000D	SPC1	SPC0	SCT1	SCT0	SCTO S	CR2 S	CR1 S	CR0	00uu uuuu
SCI control 1 (SCCR1)	\$000E	R8	T8		М	WAKE	CPOL	СРНА	LBCL	Undefined
SCI control 2 (SCCR2)	\$000F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	0000 0000
SCI status (SCSR)	\$0010	TDRE	TC	RDRF	IDLE	OR	NF	FE		1100 000u
SCI data (SCDR)	\$0011									0000 0000
Timer control (TCR)	\$0012	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLV2 I	EDG1	OLVL1	0000 00u0
Timer status (TSR)	\$0013	ICF1	OCF1	TOF	ICF2	OCF2				Undefined
Input capture high 1	\$0014									Undefined
Input capture low 1	\$0015									Undefined
Output compare high 1	\$0016									Undefined
Output compare low 1	\$0017									Undefined
Timer counter high	\$0018									1111 1111
Timer counter low	\$0019									1111 1100
Alternate counter high	\$001A									1111 1111
Alternate counter low	\$001B									1111 1100
Input capture high 2	\$001C									Undefined
Input capture low 2	\$001D									Undefined
Output compare high 2	\$001E									Undefined
Output compare low 2	\$001F									Undefined
Options (OPTR) (3)	\$0100							EE1P	SEC	Not affected
Mask option register (MOR) ⁽⁴⁾	\$3DFE				RTIM	RWAT	WWAT	PBPD	PCPD	Not affected

⁽¹⁾ This bit is set each time there is a power-on reset.

⁽²⁾ The state of the WDOG bit after reset is dependent upon the mask option selected; 1=watchdog enabled, 0=watchdog disabled.

⁽³⁾ This register is implemented in EEPROM; therefore reset has no effect on the individual bits.

⁽⁴⁾ This register is implemented in EPROM; therefore reset has no effect on the individual bits.

F.2 External clock

When using an external clock the OSC1 and OSC2 pins should be driven in antiphase (see Figure D-2). The t_{OXOV} or t_{ILCH} specifications (see Section F.9) do not apply when using an external clock input. The equivalent specification of the external clock source should be used in lieu of t_{OXOV} or t_{ILCH} .

F.3 RESET pin

When the oscillator is running in a stable condition, the MCU is reset when a logic zero is applied to the RESET input for a minimum period of 3.0 machine cycles (t_{CYC}). For more information see Section 9.1.3.

F.4 EPROM

The MC68HC705B16N memory map is given in Figure F-2. The device has a total of 15168 bytes of EPROM (including 14 bytes for User vectors) and 256 bytes of EEPROM.

The EPROM array is supplied by the VPP6 pin in both read and program modes. Typically the user's software would be loaded into a programming board where V_{PP6} is controlled by one of the bootstrap loader routines. It would then be placed in an application where no programming occurs. In this case the VPP6 pin should be hardwired to V_{DD} .

Warning: A minimum V_{DD} voltage must be applied to the VPP6 pin at all times, including power-on. Failure to do so could result in permanent damage to the device. Unless otherwise stated, EPROM programming is guaranteed at ambient (25°C) temperature only.

F.4.1 EPROM read operation

The execution of a program in the EPROM address range or a load from the EPROM are both read operations. The E6LAT bit in the EPROM/EEPROM control register should be cleared to '0' which automatically resets the E6PGM bit. In this way the EPROM is read like a normal ROM. Reading the EPROM with the E6LAT bit set will give data that does not correspond to the actual memory content. As interrupt vectors are in EPROM, they will not be loaded when E6LAT is set. Similarly, the bootstrap ROM routines cannot be executed when E6LAT is set. In read mode, the VPP6 pin must be at the V_{DD} level. When entering the STOP mode, the EPROM is automatically set to the read mode.

Note: An erased byte reads as \$00.

F.4.2 EPROM program operation

Typically the EPROM will be programmed by the bootstrap routines resident in the on-chip ROM. However, the user program can be used to program some EPROM locations if the proper procedure is followed. In particular, the programming sequence must be running in RAM, as the EPROM will not be available for code execution while the E6LAT bit is set. The V_{PP6} switching must occur externally after the E6PGM bit is set, for example under control of a signal generated on a pin by the programming routine.

Note: When the part becomes a PROM, only the cumulative programming of bits to logic '1' is possible if multiple programming is made on the same byte.

To allow simultaneous programming of up to eight bytes, these bytes must be in the same group of addresses which share the same most significant address bits; only the three least significant bits can change.

F.4.3 EPROM/EEPROM/ECLK control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
EPROM/EEPROM/ECLK control	\$0007			E6LAT	E6PGM	ECLK	E1ERA	E1LAT E	1PGM 00	000 0000	1

E6LAT — EPROM programming latch enable bit

- 1 (set) Address and up to eight data bytes can be latched into the EPROM for further programming providing the E6PGM bit is cleared.
- 0 (clear) Data can be read from the EPROM or firmware ROM; the E6PGM bit is reset to zero when E6LAT is '0'.

STOP, power-on and external reset clear the E6LAT bit.

Note: After the t_{ERA1} erase time or t_{PROG1} programming time, the E6LAT bit has to be reset to zero in order to clear the E6PGM bit.

E6PGM — EPROM program enable bit

This bit is the EPROM program enable bit. It can be set to '1' to enable programming only after E6LAT is set and at least one byte is written to the EPROM. It is not possible to clear this bit using software but clearing E6LAT will always clear E6PGM.

14

Note: The E6PGM bit can never be set while the E6LAT bit is at zero.

MOTOROLA **MC68HC705B16N** MC68HC05B6 F-6 Rev. 4

Table F-2 EPROM control bits description

E6LAT	E6PGM	Description
0	0	Read/execute in EPROM
1	0	Ready to write address/data to EPROM
1	1	programming in progress

ECLK

See Section 4.3.

E1ERA — EEPROM erase/programming bit

Providing the E1LAT and E1PGM bits are at logic one, this bit indicates whether the access to the EEPROM is for erasing or programming purposes.

- 1 (set) An erase operation will take place.
- 0 (clear) A programming operation will take place.

Once the program/erase EEPROM address has been selected, E1ERA cannot be changed.

E1LAT — EEPROM programming latch enable bit

- 1 (set) Address and data can be latched into the EEPROM for further program or erase operations, providing the E1PGM bit is cleared.
- 0 (clear) Data can be read from the EEPROM. The E1ERA bit and the E1PGM bit are reset to zero when E1LAT is '0'.

STOP, power-on and external reset clear the E1LAT bit.

Note: After the t_{ERA1} erase time or t_{PROG1} programming time, the E1LAT bit has to be reset to zero in order to clear the E1ERA bit and the E1PGM bit.

E1PGM — EEPROM charge pump enable/disable

- 1 (set) Internal charge pump generator switched on.
- 0 (clear) Internal charge pump generator switched off.

When the charge pump generator is on, the resulting high voltage is applied to the EEPROM array. This bit cannot be set before the data is selected, and once this bit has been set it can only be cleared by clearing the E1LAT bit.

A summary of the effects of setting/clearing bits 0, 1 and 2 of the control register are given in Table F-3.

Note: The E1PGM and E1ERA bits are cleared when the E1LAT bit is at zero.

 Table F-3
 EEPROM control bits description

E1ERA	E1LAT	E1PGM	Description
0	0	0	Read condition
0	1	0	Ready to load address/data for program/erase
0	1	1	Byte programming in progress
1	1	0	Ready for byte erase (load address)
1	1	1	Byte erase in progress

F.4.4 Mask option register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
Mask option register (MOR) ⁽¹⁾	\$3DFE				RTIM	RWAT	WWAT	PBPD	PCPD No	t affected

⁽¹⁾ This register is implemented in EPROM; therefore reset has no effect on the individual bits.

RTIM — Reset time

This bit can modify the time t_{PORL}, where the RESET pin is kept low after a power-on reset.

1 (set)
$$-$$
 t_{PORL} = 16 cycles.
0 (clear) $-$ t_{PORI} = 4064 cycles.

RWAT — Watchdog after reset

This bit can modify the status of the watchdog counter after reset. Usually, the watchdog system is disabled after power-on or external reset but when this bit is set, it will be active immediately after the following resets (except in bootstrap mode).

WWAT — Watchdog during WAIT mode

This bit can modify the status of the watchdog counter in WAIT mode. Normally, the watchdog system is disabled in WAIT mode but when this bit is set, the watchdog will be active in WAIT mode.

PBPD — Port B pull-down

This bit, when programmed, connects a resistive pull-down on each pin of port B. This pull-down, R_{PD} , is active on a given pin only while it is an input.

PCPD — Port C pull-down

This bit, when programmed, connects a resistive pull-down on each pin of port C. This pull-down, R_{PD}, is active on a given pin only while it is an input.

F.4.5 EEPROM options register (OPTR)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Options (OPTR) (1)	\$0100							EE1P	SEC	Not affected

⁽¹⁾ This register is implemented in EEPROM; therefore reset has no effect on the individual bits.

EE1P - EEPROM protect bit

In order to achieve a higher degree of protection, the EEPROM is effectively split into two parts, both working from the VPP1 charge pump. Part 1 of the EEPROM array (32 bytes from \$0100 to \$011F) cannot be protected; part 2 (224 bytes from \$0120 to \$01FF) is protected by the EE1P bit in the options register.

- 1 (set) Part 2 of the EEPROM array is not protected; all 256 bytes of EEPROM can be accessed for any read, erase or programming operations.
- 0 (clear) Part 2 of the EEPROM array is protected; any attempt to erase or program a location will be unsuccessful.

When this bit is set to 1 (erased), the protection will remain until the next power-on or external reset. EE1P can only be written to '0' when the E1LAT bit in the EEPROM control register is set.

Note: The EEPROM1 protect function is disabled while in bootstrap mode.

SEC — Secure bit

This bit allows the EPROM and EEPROM1 to be secured from external access. When this bit is in the erased state (set), the EPROM and EEPROM1 content is not secured and the device may be used in non user mode. When the SEC bit is programmed to 'zero', the EPROM and EEPROM1 content is secured by prohibiting entry to the non user mode. To deactivate the secure bit, the EPROM has to be erased by exposure to a high density ultraviolet light, and the device has to be entered into the EPROM erase verification mode with PD1 set. When the SEC bit is changed, its new value will have no effect until the next power-on or external reset.

- 1 (set) EEPROM/EPROM not protected.
- 0 (clear) EEPROM/EPROM protected.

F.5 Bootstrap mode

Oscillator divide-by-two is forced in bootstrap mode.

The 432 bytes of self-check firmware on the MC68HC05B6 are replaced by 576 bytes of bootstrap firmware. A detailed description of the modes of operation within bootstrap mode is given below.

The bootstrap program in mask ROM address locations \$0200 to \$024F and \$3E00 to \$3FEF can be used to program the EPROM and the EEPROM, to check if the EPROM is erased or to load and execute data in RAM.

After reset, while going to the bootstrap mode, the vector located at address \$3FEE and \$3FEF (\overline{RESET}) is fetched to start execution of the bootstrap program. To place the part in bootstrap mode, the \overline{IRQ} pin should be at $2xV_{DD}$ with the TCAP1 pin 'high' during transition of the \overline{RESET} pin from low to high. The hold time on the \overline{IRQ} and TCAP1 pins is two clock cycles after the external \overline{RESET} pin is brought high.

When the MC68HC705B16N is placed in the bootstrap mode, the bootstrap reset vector will be fetched and the bootstrap firmware will start to execute. Table F-4 shows the conditions required to enter each level of bootstrap mode on the rising edge of RESET.

IRQ pin TCAP1 pin PD1 PD2 PD3 PD4 Mode V_{SS} to V_{DD} V_{SS} to V_{DD} Single chip Х Χ Х $2xV_{DD}$ V_{DD} 0 0 0 Erased EPROM verification 0 $2xV_{DD}$ V_{DD} 0 1 EPROM verification; EPROM verification; erase EEPROM; $2xV_{DD}$ 1 0 0 0 V^{DD} EPROM/EEPROM parallel program/verify Erased EPROM verification; erase EEPROM; $2xV_{DD}$ 1 0 1 0 V_{DD} EPROM parallel program/verify (no E²) $2xV_{DD}$ Jump to start of RAM (\$0051); SEC bit = NON ACTIVE V_{DD} 0 0 Serial RAM load/execute - similar to MC68HC05B6 but can fill RAM I 1 $2xV_{DD}$ V_{DD} 0 1 and II

Table F-4 Mode of operation selection

The bootstrap program will first copy part of itself in RAM (except 'RAM parallel load'), as the program cannot be executed in ROM during verification/programming of the EPROM. It will then set the TCMP1 output to a logic high level, unlike the MC68HC05B6 which keeps TCMP1 low. This can be used to distinguish between the two circuits and, in particular, for selection of the VPP level and current capability.

x = Don't care





Figure F-3 Modes of operation flow chart (1 of 2)



14

Figure F-4 Modes of operation flow chart (2 of 2)

F.5.1 Erased EPROM verification

If a non \$00 byte is detected, the red LED will be turned on and the routine will stop (see Figure F-3 and Figure F-4). Only when the whole EPROM content is verified as erased will the green LED be turned on. PD1 is then checked. If PD1=0, the bootstrap program stops here and no programming occurs until such time as a high level is sensed on PD1. If PD1 = 1, the bootstrap program proceeds to erase the EEPROM1 for a nominal 2.5 seconds (4.0 MHz crystal). It is then checked for complete erasure; if any EEPROM byte is not erased, the program will stop before erasing the SEC byte. When both EPROM and EEPROM1 are completely erased and the security bit is cleared the programming operation can be performed. A schematic diagram of the circuit required for erased EPROM verification is shown in Figure F-8.

F.5.2 EPROM/EEPROM parallel bootstrap

Within this mode there are various subsections which can be utilised by correctly configuring the port pins shown in Table F-4.

The erased EPROM verification program will be executed first as described in Section F.5.1. The EPROM programming time is set to 10 milliseconds with the bootstrap program and verify for the EPROM taking approximately 15 seconds. The EPROM will be loaded in increasing address order with non EPROM segments being skipped by the loader. Simultaneous programming is performed by reading eight bytes of data before actual programming is performed, thus dividing the loading time of the internal EPROM by 8. If any block of 8 EPROM bytes or 1 EEPROM byte of data is in the erased state, no programming takes place, thus speeding up the execution time.

Parallel data is entered through Port A, while the 15-bit address is output on port B, PC0 to PC4 and TCMP1 and TCMP2. If the data comes from an external EPROM, the handshake can be disabled by connecting together PC5 and PC6. If the data is supplied by a parallel interface, handshake will be provided by PC5 and PC6 according to the timing diagram of Figure F-6 (see also Figure F-7).

During programming, the green LED will flash at about 3 Hz.

Upon completion of the programming operation, the EPROM and EEPROM1 content will be checked against the external data source. If programming is verified the green LED will stay on, while an error will cause the red LED to be turned on. Figure F-7 is a schematic diagram of a circuit which can be used to program the EPROM or to load and execute data in the RAM.

Note: The entire EPROM and EEPROM1 can be loaded from the external source; if it is desired to leave a segment undisturbed, the data for this segment should be all \$00s for EPROM data and all \$FFs for EEPROM1 data.




Figure F-5 Timing diagram with handshake





Figure F-6 Parallel EPROM loader timing diagram



Note: This circuit is recommended for programming only at 25°C and not for use in the end application, or at temperatures other than 25°C. If used in the end application, VPP6 should be tied to VDD to avoid damaging the device.

Figure F-7 EPROM parallel bootstrap schematic diagram

F.5.3 Serial RAM loader

This mode is similar to the RAM load/execute program for the MC68HC05B6 described in Section 2.2, with the additional features listed below. Table F-4 shows the entry conditions required for this mode.

If the first byte is less than \$B0, the bootloader behaves exactly as the MC68HC05B6, i.e. count byte followed by data stored in \$0050 to \$00FF. If the count byte is larger than RAM I (176 bytes) then the code continues to fill RAM II. In this case the count byte is ignored and the program execution begins at \$0051 once the total RAM area is filled or if no data is received for 5 milliseconds.

The user must take care when using branches or jumps as his code will be relocated in RAM I and II. If the user intends to use the stack in his program, he should send NOP's to fill the desired stack area.


In the RAM bootloader mode, all interrupt vectors are mapped to pseudo-vectors in RAM (see Table F-5). This allows programmers to use their own service-routine addresses. Each pseudo-vector is allowed three bytes of space rather than the two bytes for normal vectors, because an explicit jump (JMP) opcode is needed to cause the desired jump to the users service-routine address.

 Table F-5
 Bootstrap vector targets in RAM

Vector targets in RAM	
SCI interrupt	\$0063
Timer overflow	\$0060
Timer output compare	\$005D
Timer input capture	\$005A
ĪRQ	\$0057
SWI	\$0054

F.5.3.1 Jump to start of RAM (\$0051)

The Jump to start of RAM program will be executed when the device is brought out of reset with PD1 and PD4 at '1' and PD2 and PD3 at '0'.



Note: A minimum V_{DD} voltage must be applied to the VPP6 pin at all times, including power-on, as a lower voltage could damage the device. Unless otherwise stated, EPROM programming is guaranteed at ambient (25°C) temperature only

Figure F-8 RAM load and execute schematic diagram




Figure F-9 Parallel RAM loader timing diagram

1 machine cycle = $1/(2f_0(Xtal))$

 t_{EXR} max (max delay for transition to be recognised during this cycle; PC6=PC5

49 machine cycles

5 machine cycles

10 machine cycles

30 machine cycles

t_{CR} (load cycle time; PC6=PC5)

t_{HO} (PC5 handshake out delay)

t_{HI} max (PC6 handshake in, data hold time)

F.6 Absolute maximum ratings

Table F-6 Absolute maximum ratings

Rating	Symbol	Value	Unit
Supply voltage ⁽¹⁾	V_{DD}	- 0.5 to +7.0	V
Input voltage (Except V _{PP1} and V _{PP6})	V _{IN}	$V_{SS} - 0.5 \text{ to } V_{DD} + 0.5$	V
Input voltage – Self-check mode (IRQ pin only)	V _{IN}	V _{SS} – 0.5 to 2V _{DD} + 0.5	V
Operating temperature range - Standard (MC68HC705B16N) - Extended (MC68HC705B16NC) - Industrial (MC68HC705B16NV) - Automotive (MC68HC705B16NM)	T _A	T _L to T _H 0 to +70 -40 to +85 -40 to +105 -40 to +125	°C
Storage temperature range	T _{STG}	- 65 to +150	°C
Current drain per pin (excluding VDD and VSS) ⁽²⁾			
- Source	l _D	25	mA
– Sink	l _S	45	mA

⁽¹⁾ All voltages are with respect to V_{SS}.

Note:

This device contains circuitry designed to protect against damage due to high electrostatic voltages or electric fields. However, it is recommended that normal precautions be taken to avoid the application of any voltages higher than those given in the maximum ratings table to this high impedance circuit. For maximum reliability all unused inputs should be tied to either V_{SS} or V_{DD} .

⁽²⁾ Maximum current drain per pin is for one pin at a time, limited by an external resistor.

F.7 DC electrical characteristics

Table F-7 DC electrical characteristics for 5V operation

 $(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_1 \text{ to } T_H)$

$(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$			_ (2)		
Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output voltage $I_{LOAD} = -10 \mu A$ $I_{LOAD} = +10 \mu A$	V _{OH} V _{OL}	V _{DD} - 0.1	_ _	 0.1	V
Output high voltage (I _{.OAD} = 0.8mA) PA0-7, PB0-7, PC0-7, TCMP1, TCMP2 Output high voltage (I _{.OAD} = 1.6mA)	V _{OH}	V _{DD} - 0.8	V _{DD} - 0.4	_	V
TDO, SCLK, PLMA, PLMB	V _{OH}	V _{DD} – 0.8	$V_{DD} - 0.4$	_	
Output low voltage (I _{LOAD} = 1.6mA) PA0-7, PB0-7, PC0-7, TCMP1, TCMP2, TDO, SCLK, PLMA, PLMB Output low voltage (I _{LOAD} = 1.6mA)	V _{OL}	_	0.1	0.4	V
RESET	V_{OL}		0.4	1	
Input high voltage PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ, RESET, TCAP1, TCAP2, RDI	V _{IH}	0.7V _{DD}	_	V _{DD}	V
Input low voltage PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ, RESET, TCAP1, TCAP2, RDI	V _{IL}	V _{SS}	_	0.2V _{DD}	V
Supply current ⁽³⁾ RUN (SM = 0) (See Figure 11-1) RUN (SM = 1) (See Figure 11.2) WAIT (SM = 0) (See Figure 11-3) WAIT (SM = 1) (See Figure 11-4) STOP	I _{DD} I _{DD} I _{DD} I _{DD}	_ _ _ _	5.0 1.0 1.5 0.9	6 1.5 2 1	mA mA mA
0 to 70 (standard) - 40 to 85 (extended) - 40 to 105 (industrial) - 40 to 125 (automotive)	I _{DD} I _{DD} I _{DD}	_ _ _ _	2 - -	10 20 60 100	μΑ μΑ μΑ μΑ
High-Z leakage current PA0-7, PB0-7, PC0-7, TDO, RESET, SCLK	I _{IL}	_	±0.2	±1	μΑ
Input current Port B and port C pull-down (V _{IN} =V _{IH})	I _{RPD}		80		μΑ
Input current (0 to 70) IRQ, OSC1, TCAP1, TCAP2, RDI, PD0/AN0-PD7/AN7 (channel not selected)	I _{IN}	_	±0.2	±1	μΑ
Input current (- 40 to 125) IRQ, OSC1, TCAP1, TCAP2, RDI, PD0/AN0-PD7/AN7 (channel not selected)	I _{IN}	_		±5	μА
Capacitance Ports (as input or output), RESET, TDO, SCLK IRQ, TCAP1, TCAP2, OSC1, RDI PD0/AN0-PD7/AN7 (A/D off) PD0/AN0-PD7/AN7 (A/D on)	C _{OUT} C _{IN} C _{IN} C _{IN}		_ _ 12 22	12 8 —	pF pF pF pF

⁽¹⁾ All b_D measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).

⁽²⁾ Typical values are at mid point of voltage range and at 25°C only.

⁽³⁾ RUN and WAIT I $_{DD}$: measured using an external square-wave clock source (f $_{OSC}$ = 4.2MHz); all inputs 0.2 V from rail; no DC loads; maximum load on outputs 50pF (20pF on OSC2). STOP /WAIT I $_{DD}$: all ports configured as inputs; V_L = 0.2 V and V_{IH} = V $_{DD}$ – 0.2 V: STOP I $_{DD}$ measured with OSC1 = V $_{DD}$. WAIT I $_{DD}$ is affected linearly by the OSC2 capacitance.

Table F-8 DC electrical characteristics for 3.3V operation

 $(V_{DD} = 3.3 \text{Vdc} \pm 10\%, V_{SS} = 0 \text{Vdc}, T_{\Delta} = T_{L} \text{ to } T_{H})$

$(V_{DD} = 3.3 \text{Vdc} \pm 10\%, V_{SS} = 0 \text{Vdc}, T_A = T_L \text{ to } T_H)$			(2)		
Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output voltage					
$I_{LOAD} = -10 \mu\text{A}$	V _{OH}	V _{DD} - 0.1	_	_	V
$I_{LOAD} = +10 \mu\text{A}$	V _{OL}	_	_	0.1	
Output high voltage (LOAD = 0.8mA)					
PA0-7, PB0-7, PC0-7, TCMP1, TCMP2	V _{OH}	V _{DD} – 0.3	V _{DD} - 0.1	_	V
Output high voltage (LOAD = 1.6mA)					"
TDO, SCLK, PLMA, PLMB	V _{OH}	V _{DD} - 0.3	V _{DD} - 0.1	_	
Output low voltage (I _{LOAD} = 1.6 mA)					
PA0-7, PB0-7, PC0-7, TCMP1, TCMP2,	l v		0.1	0.4	
TDO, SCLK, PLMA, PLMB	V _{OL}	_	0.1	0.4	V
Output low voltage (I _{LOAD} = 1.6 mA)	\ \ <i>\</i>		0.2	0.4	
RESET	V _{OL}		0.2	0.6	
Input high voltage					
PA0-7, PB0-7, PC0-7, PD0-7, OSC1,	V _{IH}	0.7V _{DD}	_	V_{DD}	V
ĪRQ, RESET, TCAP1, TCAP2, RDI				55	
Input low voltage					
PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ ,	V _{IL}	V _{SS}	_	0.2V _{DD}	V
RESET, TCAP1, TCAP2, RDI	"-			00	
Supply current ⁽³⁾					
RUN (SM = 0) (See Figure 11-1)	l _{DD}	_	2.0	3	mA
RUN (SM = 1) (See Figure 11-2)	I _{DD}	_	0.8	1	mA
WAIT (SM = 0) (See Figure 11-3)	I _{DD}	_	1.0	1.5	mA
WAIT (SM = 1) (See Figure 11-4)	I _{DD}	_	0.4	0.5	mA
STOP	00				
0 to 70 (standard)	l _{DD}	_	1	10	μA
- 40 to 85 (extended)	I _{DD}	_	_	10	μA
- 40 to 105 (industrial)	I _{DD}	_	_	40	μA
- 40 to 125 (automotive)	I _{DD}	_	_	60	μA
High-Z leakage current	DD DD				
PA0-7, PB0-7, PC0-7, TDO, RESET, SCLK	I _{IL}	_	±0.2	±1	μΑ
Input current	IL				<u> </u>
Port B and port C pull-down (V _{IN} = V _{IH})	I _{RPD}		80		μΑ
Input current (0 to 70)	KFD				
IRQ, OSC1, TCAP1, TCAP2, RDI,	l _{IN}	_	±0.2	±1	μΑ
PD0/AN0-PD7/AN7 (channel not selected)	l IIV				"
Input current (– 40 to 125)					
IRQ, OSC1, TCAP1, TCAP2, RDI,	l _{IN}	_	_	±5	μA
PD0/AN0-PD7/AN7 (channel not selected)	"				"
Capacitance					
Ports (as input or output), RESET, TDO, SCLK	C _{OUT}	_	_	12	pF
IRQ, TCAP1, TCAP2, OSC1, RDI	C _{IN}	_	_	8	pF
PD0/AN0-PD7/AN7 (A/D off)	CIN	_	12	_	pF
PD0/AN0-PD7/AN7 (A/D on)	CIN	_	22	_	pF
	_ IIV				١ ٢٠

⁽¹⁾ All b_D measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).

⁽²⁾ Typical values are at mid point of voltage range and at 25°C only.

⁽³⁾ RUN and WAIT I $_{DD}$: measured using an external square-wave clock source (f $_{OSC}$ = 2.0 MHz); all inputs 0.2 V from rail; no DC loads; maximum load on outputs 50pF (20pF on OSC2). STOP /WAIT I $_{DD}$: all ports configured as inputs; V_{L} = 0.2 V and V_{IH} = V_{DD} – 0.2 V: STOP I $_{DD}$ measured with OSC1 = V_{DD} . WAIT I $_{DD}$ is affected linearly by the OSC2 capacitance.

F.8 A/D converter characteristics

Table F-9 A/D characteristics for 5V operation

(V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = T_L to T_H)

Characteristic	Parameter	Min	Max	Unit
Resolution	Number of bits resolved by the A/D	8	_	Bit
Non-linearity	Max deviation from the best straight line through the A/D transfer characteristics $(V_{RH} = V_{DD})$ and $V_{RL} = 0V$	_	± 0.5	LSB
Quantization error	Uncertainty due to converter resolution	_	± 0.5	LSB
Absolute accuracy	Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors	_	±1	LSB
Conversion range	Analog input voltage range	V _{RL}	V _{RH}	V
V _{RH}	Maximum analog reference voltage	V _{RL}	V _{DD} + 0.1	V
V _{RL}	Minimum analog reference voltage	V _{SS} - 0.1	V _{RH}	V
$\Delta V_R^{(1)}$	Minimum difference between V $_{ m RH}$ and V $_{ m RL}$	3	_	V
Conversion time	Total time to perform a single analog to digital conversion a. External clock (OSC1, OSC2) b. Internal RC oscillator	_ _	32 32	t _{CYC} µs
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes	GL	JARANTEED	
Zero input reading	Conversion result when V _{IN} = V _{RL}	00	_	Hex
Full scale reading	Conversion result when V _{IN} = V _{RH}	_	FF	Hex
Sample acquisition time	Analog input acquisition sampling a. External clock (OSC1, OSC2) b. Internal RC oscillatof ⁽²⁾	_ _	12 12	t _{CYC} μs
Sample/hold capacitance	Input capacitance on PD0/AN0-PD7/AN7	_	12	pF
Input leakage ⁽³⁾	Input leakage on A/D pins PD0/AN0-PD7/AN7, VRL, VRH	_	1	μΑ

⁽¹⁾ Performance verified down to 2.5V Δ VR, but accuracy is tested and guaranteed at Δ VR = 5V \pm 10%.

⁽²⁾ Source impedances greater than $10k\Omega$ will adversely affect internal charging time during input sampling.

⁽³⁾ The external system error caused by input leakage current is approximately equal to the product of R source and input current. Input current to A/D channel will be dependent on external source impedance (see Figure 8-2).

(V_{DD} = 3.3 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = T_L to T_H)

Characteristic	Parameter	Min	Max	Unit
Resolution	Number of bits resolved by the A/D	8	_	Bit
Non-linearity	Max deviation from the best straight line through the A/D transfer characteristics $(V_{RH} = V_{DD} \text{ and } V_{RL} = 0V)$	_	±1	LSB
Quantization error	Uncertainty due to converter resolution	-	±1	LSB
Absolute accuracy	Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors	_	±2	LSB
Conversion range	Analog input voltage range	V _{RL}	V _{RH}	V
V _{RH}	Maximum analog reference voltage	V _{RL}	V _{DD} + 0.1	V
V_{RL}	Minimum analog reference voltage	V _{SS} - 0.1	V_{RH}	V
ΔV_R	Minimum difference between V $_{\rm RH}$ and V $_{\rm RL}$	3	_	V
Conversion time	Total time to perform a single analog to digital conversion Internal RC oscillator	_	32	μs
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes	GL	GUARANTEED	
Zero input reading	Conversion result when V _{IN} = V _{RL}	00	_	Hex
Full scale reading	Conversion result when V _{IN} = V _{RH}	_	FF	Hex
Sample acquisition time	Analog input acquisition sampling Internal RC oscillato(1)		12	μs
Sample/holdcapacitance	Input capacitance on PD0/AN0-PD7/AN7	_	12	pF
Input leakage ⁽²⁾	Input leakage on A/D pins PD0/AN0-PD7/AN7, VRL, VRH	_	1	μΑ

⁽¹⁾ Source impedances greater than $10k\Omega$ will adversely affect internal charging time during input sampling.

⁽²⁾ The external system error caused by input leakage current is approximately equal to the product of R source and input current. Input current to A/D channel will be dependent on external source impedance (see Figure 8-2).

F.9 Control timing

Table F-11 Control timing for 5V operation

(V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = T_L to T_H)

Characteristic	Symbol	Min	Max	Unit
Frequency of operation				
Crystal option	fosc	_	4.2	MHz
External clock option	fosc	dc	4.2	MHz
Internal operating frequency (f _{OSC} /2)				
Using crystal	f _{OP}	dc	2.1	MHz
Using external clock	f _{OP}	dc	2.1	MHz
Cycle time (see Figure 9-1)	tcyc	480	_	ns
Crystal oscillator start-up time (see Figure 9-1)	фхоv	_	100	ms
Stop recovery start-up time (crystal oscillator)	ıŁсн		100	ms
RC oscillator stabilization time	ÅDRC		5	μs
A/D converter stabilization time	ADON		500	μs
External RESET input pulse width	t _{RL}	3.0	_	t _{CYC}
Power-on RESET output pulse width				+
4064 cycle	t _{PORL}	4064	_	tcyc
16 cycle	t _{PORL}	16	_	tcyc
Watchdog RESET output pulse width	t DOGL	1.5	_	t _{CYC}
Watchdog time-out	t _{DOG}	6144	7168	t _{CYC}
EEPROM byte erase time				
0 to 70 (standard)	t _{ERA}	10	_	ms
 40 to 85 (extended) 	t _{ERA}	10	_	ms
40 to 105 (industrial)	t _{ERA}	10	_	ms
- 40 to 125 (automotive)	t _{ERA}	10	_	ms
EEPROM byte program time (1)				
0 to 70 (standard)	t _{PROG}	10	_	ms
- 40 to 85 (extended)	t _{PROG}	10	_	ms
– 40 to 105 (industrial)	t _{PROG}	15	_	ms
- 40 to 125 (automotive)	t _{PROG}	20	_	ms
Timer (see Figure F-10)				
Resolution ⁽²⁾	t _{RESL}	4	_	t _{CYC}
Input capture pulse width	t_{TH}, t_{TL}	125	_	ns
Input capture pulse period	t _{TLTL}	_(3)	_	t _{CYC}
Interrupt pulse width (edge-triggered)	ŧын	125	_	ns
Interrupt pulse period	\\$LIL	(4)	_	t _{CYC}
OSC1 pulse width (5)	t _{OH} , t _{OL}	90	_	ns
Write/Erase endurance (6)		10000	cycles	
Data retention ⁽⁶⁾⁽⁷⁾		10		years

- (1) For bus frequencies less than 2 MHz, the internal RC oscillator should be used when programming the EEPROM.
- (2) Since a 2-bit prescaler in the timer must count four external cycles (t_{YC}) , this is the limiting factor in determining the timer resolution.
- (3) The minimum period $t_{TL,TL}$ should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 &YC.
- (4) The minimum period t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 &yc.
- (5) t_{OH} and t_{OL} should not total less than 238ns.
- (6) At a temperature of 85°C
- (7) Refer to Reliability Monitor Report (current quarterly issue) for current failure rate information.

Table F-12 Control timing for 3.3V operation

 $(V_{DD} = 3.3 \text{Vdc} \pm 10\%, V_{SS} = 0 \text{Vdc}, T_A = T_L \text{ to } T_H)$

Characteristic	Symbol	Min	Max	Unit
Frequency of operation				
Crystal option	fosc	_	2.0	MHz
External clock option	fosc	dc	2.0	MHz
Internal operating frequency (fosc/2)				
Using crystal	f _{OP}	_	1.0	MHz
Using external clock	f _{OP}	dc	1.0	MHz
Cycle time (see Figure 9-1)	t _{CYC}	1000	_	ns
Crystal oscillator start-up time (see Figure 9-1)	фхоу	_	100	ms
Stop recovery start-up time (crystal oscillator)	ıŁсн		100	ms
RC oscillator stabilization time	ÅDRC		5	μs
A/D converter stabilization time	ADON		500	μs
External RESET input pulse width	t _{RL}	3.0	_	t _{CYC}
Power-on RESET output pulse width				
4064 cycle	t _{PORL}	4064	_	t _{CYC}
16 cycle	t _{PORL}	16	_	t _{CYC}
Watchdog RESET output pulse width	†bogL	1.5	_	t _{CYC}
Watchdog time-out	t _{DOG}	6144	7168	t _{CYC}
EEPROM byte erase time				
0 to 70 (standard)	t _{ERA}	30	_	ms
40 to 85 (extended)	t _{ERA}	30	_	ms
40 to 105 (industrial)	t _{ERA}	30	_	ms
- 40 to 125 (automotive)	t _{ERA}	30	_	ms
EEPROM byte program time (1)				
0 to 70 (standard)	t _{PROG}	30	_	ms
40 to 85 (extended)	t _{PROG}	30	_	ms
40 to 105 (industrial)	t _{PROG}	30	_	ms
- 40 to 125 (automotive)	t _{PROG}	30	_	ms
Timer (see Figure F-10)				
Resolution ⁽²⁾	t _{RESL}	4	_	t _{CYC}
Input capture pulse width	t _{TH} , t _{TL}	250	_	ns
Input capture pulse period	t _{TLTL}	(3)	_	t _{CYC}
Interrupt pulse width (edge-triggered)	İ LIH	250	_	ns
Interrupt pulse period	İ LIL	(4)	_	t _{CYC}
OSC1 pulse width (5)	t _{OH} , t _{OL}	200		ns
Write/Erase endurance (6)(7)		10000	cycles	
Data retention ⁽⁶⁾⁽⁷⁾		10		years

- (1) For bus frequencies less than 2 MHz, the internal RC oscillator should be used when programming the EEPROM.
- (2) Since a 2-bit prescaler in the timer must count four external cycles $\{t_{YC}\}$, this is the limiting factor in determining the timer resolution.
- (3) The minimum period t_{TLT} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 \(\frac{1}{6}\)YC.
 (4) The minimum period t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 \(\frac{1}{6}\)YC.
- (5) t_{OH} and t_{OL} should not total less than 500ns.
- (6) At a temperature of 85°C
- (7) Refer to Reliability Monitor Report (current quarterly issue) for current failure rate information.



Figure F-10 Timer relationship

F.10 EPROM electrical characteristics

Table F-13 DC electrical characteristics for 5V operation

 $(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = 25^{\circ}\text{C})$

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
EPROM					
Absolute maximum voltage	V _{PP6} max	V_{DD}	_	18	V
Programming voltage	V _{PP6}	15	15.5	16	V
Programming current	I _{PP6}	_	50	64	mA
Read voltage	V _{PP6R}	V_{DD}	V_{DD}	V_{DD}	V

- (1) All bD measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).
- (2) Typical values are at mid point of voltage range and at 25°C only.

Table F-14 Control timing for 5V operation

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = 25^{\circ}\text{C})$

Characteristic	Symbol	Min	Max	Unit
EPROM programming time	t _{PROG}	5	20	ms

Table F-15 Control timing for 3.3V operation

 $(V_{DD} = 3.3 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_{\Delta} = 25^{\circ}\text{C})$

(*DD 010 100 = 10101 222 0 1001 14 50 0)				
Characteristic	Symbol	Min	Max	Unit
EPROM programming time	t _{PROG}	5	20	ms

G MC68HC05B32

The MC68HC05B32 is a device similar to the MC68HC05B6, but with increased RAM and ROM sizes. The entire MC68HC05B6 data sheet applies to the MC68HC05B32, with the exceptions outlined in this appendix.

G.1 Features

- 31248 bytes User ROM
- No page zero ROM
- 528 bytes of RAM
- 52-pin PLCC and 64-pin QFP packages for -40 to +85°C operating temperature range (extended)
- 56-pin SDIP package for 0 to 70°C operating temperature range
- High speed version not available




Figure G-1 MC68HC05B32 block diagram

Note: Preliminary electrical specifications for the MC68HC05B32 should be taken as being similar to those for the MC68HC705B32. When silicon is fully available, the part will be re-characterised and new data made available.

G.2 External clock

When using an external clock the OSC1 and OSC2 pins should be driven in antiphase (see Figure D-2). The t_{OXOV} or t_{ILCH} specifications (see Section H.9) do not apply when using an external clock input. The equivalent specification of the external clock source should be used in lieu of t_{OXOV} or t_{ILCH} .




Figure G-2 Memory map of the MC68HC05B32

Table G-1 Register outline

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit (State on reset
Port A data (PORTA)	\$0000									Undefined
Port B data (PORTB)	\$0001									Undefined
Port C data (PORTC)	\$0002						PC2/ ECLK			Undefined
Port D data (PORTD)	\$0003	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	Undefined
Port A data direction (DDRA)	\$0004									0000 0000
Port B data direction (DDRB)	\$0005									0000 0000
Port C data direction (DDRC)	\$0006									0000 0000
EEPROM/ECLK control	\$0007	0	0	0	0	ECLK I	E1ERA	e1lat e	1PGM	0000 0000
A/D data (ADDATA)	\$0008									0000 0000
A/D status/control (ADSTAT)	\$0009	coco	ADRC	ADON	0	CH3	CH2	CH1	СНО	0000 0000
Pulse length modulation A (PLMA)	\$000A									0000 0000
Pulse length modulation B (PLMB)	\$000B									0000 0000
Miscellaneous	\$000C	POR (1)	INTP	INTN	INTE	SFA	SFB	SM \	WDOG	(2) ?001 000?
SCI baud rate (BAUD)	\$000D	SPC1	SPC0	SCT1	SCT0	\$CTO	SCR2	SCR1 S	CR0	00uu uuuu
SCI control 1 (SCCR1)	\$000E	R8	T8		М	WAKE	CPOL	СРНА	LBCL	Undefined
SCI control 2 (SCCR2)	\$000F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	0000 0000
SCI status (SCSR)	\$0010	TDRE	TC	RDRF	IDLE	OR	NF	FE		1100 000u
SCI data (SCDR)	\$0011									0000 0000
Timer control (TCR)	\$0012	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLV2	IEDG1 (CLVL1	0000 00u0
Timer status (TSR)	\$0013	ICF1	OCF1	TOF	ICF2	OCF2				Undefined
Input capture high 1	\$0014									Undefined
Input capture low 1	\$0015									Undefined
Output compare high 1	\$0016									Undefined
Output compare low 1	\$0017									Undefined
Timer counter high	\$0018									1111 1111
Timer counter low	\$0019									1111 1100
Alternate counter high	\$001A									1111 1111
Alternate counter low	\$001B									1111 1100
Input capture high 2	\$001C									Undefined
Input capture low 2	\$001D									Undefined
Output compare high 2	\$001E									Undefined
Output compare low 2	\$001F									Undefined
Options (OPTR) (3)	\$0100							EE1P	SEC	Not affected
Mask option register (MOR) ⁽⁴⁾	\$7FDE				RTIM	RWAT	WWAT	PBPD	PCPD	Not affected

⁽¹⁾ This bit is set each time there is a power-on reset.

⁽²⁾ The state of the WDOG bit after reset is dependent upon the mask option selected; 1 = watchdog enabled, 0 = watchdog disabled.

⁽³⁾ This register is implemented in EEPROM; therefore reset has no effect on the individual bits.

⁽⁴⁾ This register is implemented in ROM; therefore reset has no effect on the individual bits.

14

H MC68HC705B32

Maskset errata

This errata section outlines the differences between two previously available masksets (D59J and D40J) and all other masksets. Unless otherwise stated, the main body of Appendix G refers to all these other masksets with any differences being noted in this errata section.

- For the D59J and D40J masksets, the MCU only requires that a logic zero is applied to the RESET input for 1.5 t_{CYC}.
- For D59J, 16 cycle POR delay option (t_{PORL}) is not available
- For the D59J maskset, oscillator divide ratio DIV10 is forced in Bootstrap mode. On all other revisions DIV2 is forced.

For the D59J:

The STOP Idd is greater than the expected value of $120\mu A$ at 5 volts Vdd at a temperature of $20^{\circ}C$ with the CAN module enabled and in SLEEP mode. Typically the STOP Idd is in the region of 2.0 milliamps at $20^{\circ}C$.

The fault lies with the design of the EPROM array. When the STOP instruction is executed, the next opcode in memory is present on the data bus. A fault in the EPROM write data latch circuitry causes a latch to be driven to logic 0 on both sides when the data bus for that bit is logic 1. This results in increasing STOP Idd of 450μ A per data bus bit set to a logic 1. If all data bus bits are set to logic 1 (i.e. next opcode is \$FF, STX 0,X) the STOP Idd shall be in the region of 3.6mA.

The minimum STOP Idd is achieved by ensuring the opcode immediately following the STOP instruction is data \$00. This corresponds to BRSET 0,ADDRESS,LABEL. If the label points to the next sequential instruction in memory then this has the effect of a 5 cycle NOP but note that the carry bit in the condition code register may be altered by the BRSET instruction.

Example

STOP

BRSET 0,\$00,NEXT

NEXT any CPU instruction

The address compared may be any address in the page zero memory and the only restriction is that it should not be a register with flags cleared by reading the register. The example shows the address compared to be port A data register and this should not cause any problems in any applications.

High STOP Idd will be variable dependant upon the opcode following the STOP instruction. The more bits set in the following opcode, the higher the STOP Idd. The work around described above may be used on any 68HC05B32 or corrected version of the 68HC705B32 without problem. It simply adds a 5 cycle delay to the recovery from STOP and 3 bytes of additional code per STOP instruction but may alter the state of the carry bit in the CCR.

Also for the D59J:

The EEPROM programming circuit only fully supports 16-byte simultaneous programming mode and does not support single byte programming correctly.

The fault lies with the design of the EPROM array. A fault in the EPROM write data latch circuitry causes a latch to be driven to logic 0 on both sides when the data bus for that bit is logic 1. When the ELAT signal is removed, there is a race condition with the EPBS signal which results in the data bus value being copied to all the EPROM latches.

Since 16-byte simultaneous programming functions correctly, it is a relatively simple matter to emulate single byte programming by first initialising all 16 data latches to \$00 and then writing the data to be written to the appropriate address.

This problem does not affect user application software in normally circumstances since it only applies to programming the EPROM array. The serial programming software should always simulate 16-byte programming. The Motorola software for programming the 705B32 from an IBM compatible PC functions in 16 byte programming mode. This program therefore correctly programs the EPROM.

In normal circumstances this errata does not affect the user application software. This only affects software that programs the EPROM array. The parallel programming bootloader software within the 705B32 ROM performs 16-byte programming and so functions correctly.

The MC68HC705B32 is an EPROM version of the MC68HC05B32, with the ROM replaced by a similar amount of EPROM. The entire MC68HC05B6 data sheet applies to the MC68HC705B32, with the exceptions outlined in this appendix.

H.1 Features

- 31246 bytes user EPROM
- No page zero EPROM at \$20-\$4F
- 528 bytes of RAM
- 638 bytes bootstrap ROM instead of 432 bytes of self-check ROM
- Simultaneous programming of EPROM with up to 16 bytes of different data
- -40 to +85°C operating temperature range (extended)
- 52-pin PLCC, 56-pin SDIP and 64-pin QFP packages
- High speed version not available

Note: The electrical characteristics from the MC68HC05B6 data sheet should not be used for the MC68HC705B32. Data specific to this device can be found in Section H.7 and Section H.9.




Figure H-1 MC68HC705B32 block diagram




Figure H-2 Memory map of the MC68HC705B32

Table H-1 Register outline

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port A data (PORTA)	\$0000									Undefined
Port B data (PORTB)	\$0001									Undefined
Port C data (PORTC)	\$0002						PC2/ ECLK			Undefined
Port D data (PORTD)	\$0003	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	Undefined
Port A data direction (DDRA)	\$0004									0000 0000
Port B data direction (DDRB)	\$0005									0000 0000
Port C data direction (DDRC)	\$0006									0000 0000
EPROM/EEPROM/ECLK control	\$0007		0	E6LAT	E6PGM	ECLK	E1ERA	E1LAT E	1PGM	u000 0000
A/D data (ADDATA)	\$0008									0000 0000
A/D status/control (ADSTAT)	\$0009	COCO	ADRC	ADON	0	CH3	CH2	CH1	CH0	0000 0000
Pulse length modulation A (PLMA)	\$000A									0000 0000
Pulse length modulation B (PLMB)	\$000B									0000 0000
Miscellaneous	\$000C	POR (1)	INTP	INTN	INTE	SFA	SFB	SM '	WDOG	⁽²⁾ ?001 000?
SCI baud rate (BAUD)	\$000D	SPC1	SPC0	SCT1	SCT0	SCTO S	CR2 S	CR1 S	CRO (00uu uuuu
SCI control 1 (SCCR1)	\$000E	R8	T8		М	WAKE	CPOL	СРНА	LBCL	Undefined
SCI control 2 (SCCR2)	\$000F	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	0000 0000
SCI status (SCSR)	\$0010	TDRE	TC	RDRF	IDLE	OR	NF	FE		1100 000u
SCI data (SCDR)	\$0011									0000 0000
Timer control (TCR)	\$0012	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLV2 I	EDG1	OLVL1	0000 00u0
Timer status (TSR)	\$0013	ICF1	OCF1	TOF	ICF2	OCF2				Undefined
Input capture high 1	\$0014									Undefined
Input capture low 1	\$0015									Undefined
Output compare high 1	\$0016									Undefined
Output compare low 1	\$0017									Undefined
Timer counter high	\$0018									1111 1111
Timer counter low	\$0019									1111 1100
Alternate counter high	\$001A									1111 1111
Alternate counter low	\$001B									1111 1100
Input capture high 2	\$001C									Undefined
Input capture low 2	\$001D									Undefined
Output compare high 2	\$001E									Undefined
Output compare low 2	\$001F									Undefined
Options (OPTR) (3)	\$0100							EE1P	SEC	Not affected
Mask option register (MOR) (4)	\$7FDE				RTIM	RWAT	WWAT	PBPD	PCPD	Not affected

⁽¹⁾ This bit is set each time there is a power-on reset.

⁽⁴⁾ This register is implemented in EPROM; therefore reset has no effect on the individual bits.



⁽²⁾ The state of the WDOG bit after reset is dependent upon the mask option selected; 1=watchdog enabled, 0=watchdog disabled.

⁽³⁾ This register is implemented in EEPROM; therefore reset has no effect on the individual bits.

H.2 External clock

When using an external clock the OSC1 and OSC2 pins should be driven in antiphase (see Figure D-2). The t_{OXOV} or t_{ILCH} specifications (see Section H.9) do not apply when using an external clock input. The equivalent specification of the external clock source should be used in lieu of t_{OXOV} or t_{ILCH} .

H.3 RESET pin

When the oscillator is running in a stable condition, the MCU is reset when a logic zero is applied to the $\overline{\text{RESET}}$ input for a minimum period of 3.0 machine cycles (t_{CYC}). This differs from the 05B6, 05B4, 705B5, 05B8, 05B16, 705B16 and the 05B32, which require 1.5 t_{CYC} . For more information see Section 9.1.3.

H.4 EPROM

The MC68HC705B32 memory map is given in Figure H-2. The device has a total of 31246 bytes of EPROM. 14 bytes are used for the reset and interrupt vectors from address \$7FF2 to \$7FFF. The main EPROM block of 31232 bytes is located from \$0400 to \$7DFF. One byte of EPROM is used as an options register and is located at address \$7FDE.

The EPROM array is supplied by the VPP6 pin in both read and program modes. Typically the user's software will be loaded into a programming board where V_{PP6} is controlled by one of the bootstrap loader routines. It will then be placed in an application where no programming occurs. In this case the VPP6 pin should be hardwired to V_{DD} .

Warning: A minimum V_{DD} voltage must be applied to the VPP6 pin at all times, including power-on. Failure to do so could result in permanent damage to the device. Unless otherwise stated, EPROM programming is guaranteed at ambient (25°C) temperature only.

H.4.1 EPROM read operation

The execution of a program in the EPROM address range or a load from the EPROM are both read operations. The E6LAT bit in the EPROM/EEPROM control register should be cleared to '0' which automatically resets the E6PGM bit. In this way the EPROM is read like a normal ROM. Reading the EPROM with the E6LAT bit set will give data that does not correspond to the actual memory content. As interrupt vectors are in EPROM, they will not be loaded when E6LAT is set. Similarly, the bootstrap ROM routines cannot be executed when E6LAT is set. In read mode, the VPP6 pin must be at the V_{DD} level. When entering the STOP mode, the EPROM is automatically set to the read mode.

Note: An erased byte reads as \$00.

H.4.2 EPROM program operation

Typically, the EPROM will be programmed by the bootstrap routines resident in the on-chip ROM. However, the user program can be used to program some EPROM locations if the proper procedure is followed. In particular, the programming sequence must be running in RAM, as the EPROM will not be available for code execution while the E6LAT bit is set. The V_{PP6} switching must occur externally after EPGM is set, for example under control of a signal generated on a pin by the programming routine.

Note: Unless the part has a window for reprogramming, only the cumulative programming of bits to logic '1' is possible if multiple programming is made on the same byte.

To allow simultaneous programming of up to sixteen bytes, these bytes must be in the same group of addresses which share the same most significant address bits; only the four LSBs can change.

H.4.3 EPROM/EEPROM control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
EPROM/EEPROM/ECLK control	\$0007		0	E6LAT	E6PGM	ECLK	E1ERA	1LAT E	1PGM u0	000 0000]

E6LAT — EPROM programming latch enable bit

- 1 (set) Address and up to sixteen data bytes can be latched into the EPROM for further programming providing the E6PGM bit is cleared. When programming the EPROM, all other 15 addresses must be latched with the erased state (\$00) or corruption may occur.
- 0 (clear) Data can be read from the EPROM or firmware ROM; the E6PGM bit is reset to zero when E6LAT is '0'.

STOP, power-on and external reset clear the E6LAT bit.

Note: After the t_{ERA1} erase time or t_{PROG1} programming time, the E6LAT bit has to be reset to zero in order to clear the E6PGM bit.

E6PGM — EPROM program enable bit

This bit is the EPROM program enable bit. It can be set to '1' to enable programming only after E6LAT is set and at least one byte is written to the EPROM. It is not possible to clear this bit using software but clearing E6LAT will always clear E6PGM.

Table H-2 EPROM control bits description

E6LAT	E6PGM	Description
0	0	Read/execute in EPROM
1	0	Ready to write address/data to EPROM
1	1	programming in progress

Note: All combinations are not shown in the above table, since the E6PGM bit is cleared when the E6LAT bit is at zero, and will result in a read condition.

ECLK

See Section 4.3.

E1ERA — EEPROM erase/programming bit

Providing the E1LAT and E1PGM bits are at logic one, this bit indicates whether the access to the EEPROM is for erasing or programming purposes.

- 1 (set) An erase operation will take place.
- 0 (clear) A programming operation will take place.

Once the program/erase EEPROM address has been selected, E1ERA cannot be changed.

E1LAT — EEPROM programming latch enable bit

- 1 (set) Address and data can be latched into the EEPROM for further program or erase operations, providing the E1PGM bit is cleared.
- 0 (clear) Data can be read from the EEPROM. The E1ERA bit and the E1PGM bit are reset to zero when E1LAT is '0'.

STOP, power-on and external reset clear the E1LAT bit.

Note: After the t_{ERA1} erase time or t_{PROG1} programming time, the E1LAT bit has to be reset to zero in order to clear the E1ERA bit and the E1PGM bit.

E1PGM — EEPROM charge pump enable/disable

- 1 (set) Internal charge pump generator switched on.
- 0 (clear) Internal charge pump generator switched off.

When the charge pump generator is on, the resulting high voltage is applied to the EEPROM array. This bit cannot be set before the data is selected, and once this bit has been set it can only be cleared by clearing the E1LAT bit.

A summary of the effects of setting/clearing bits 0, 1 and 2 of the control register are given in Table H-3.

 E1ERA
 E1LAT
 E1PGM
 Description

 0
 0
 0
 Read condition

 0
 1
 0
 Ready to load address/data for program/erase

 0
 1
 1
 Byte programming in progress

 1
 1
 0
 Ready for byte erase (load address)

 1
 1
 1
 Byte erase in progress

 Table H-3
 EEPROM control bits description

Note: The E1PGM and E1ERA bits are cleared when the E1LAT bit is at zero.

H.4.4 Mask option register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Mask option register (MOR) ⁽¹⁾	\$7FDE				RTIM	RWAT	WWAT	PBPD I	CPD N	ot affected	

⁽¹⁾ Because this register is implemented in EPROM, reset has no effect on the individual bits.

RTIM

This bit can modify the time t_{PORL} , where the \overline{RESET} pin is kept low after a power-on reset.

1 (set)
$$-$$
 t_{PORL} = 16 cycles.
0 (clear) $-$ t_{PORI} = 4064 cycles.

RWAT

This bit can modify the status of the watchdog counter after reset. Usually, the watchdog system is disabled after power-on or external reset but when this bit is set, it will be active immediately after the following resets (except in bootstrap mode).

WWAT

This bit can modify the status of the watchdog counter in WAIT mode. Normally, the watchdog system is disabled in WAIT mode but when this bit is set, the watchdog will be active in WAIT mode.

PBPD

This bit, when programmed, connects a resistive pull-down on all 8 pins of port B. This pull-down, R_{PD} , is active on a given pin only while it is an input.

PCPD

This bit, when programmed, connects a resistive pull-down on all 8 pins of port C. This pull-down, R_{PD} , is active on a given pin only while it is an input.

H.4.5 Options register (OPTR)

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Options (OPTR) (1)	\$0100							EE1P	SEC	Not affected

Because this register is implemented in EEPROM, reset has no effect on the individual bits.

EE1P - EEPROM protect bit

In order to achieve a higher degree of protection, the EEPROM is effectively split into two parts, both working from the VPP1 charge pump. Part 1 of the EEPROM array (32 bytes from \$0100 to \$011F) cannot be protected; part 2 (224 bytes from \$0120 to \$01FF) is protected by the EE1P bit of the options register.

- 1 (set) Part 2 of the EEPROM array is not protected; all 256 bytes of EEPROM can be accessed for any read, erase or programming operations.
- 0 (clear) Part 2 of the EEPROM array is protected; any attempt to erase or program a location will be unsuccessful.

When this bit is set to 1 (erased), the protection will remain until the next power-on or external reset. EE1P can only be written to '0' when the E1LAT bit in the EEPROM control register is set.

Note: The EEPROM1 protect function is disabled while in bootstrap mode.

SEC — Secure bit

This bit allows the EPROM and EEPROM1 to be secured from external access. When this bit is in the erased state (set), the EPROM and EEPROM1 content is not secured and the device may be used in non user mode. When the SEC bit is programmed to 'zero', the EPROM and EEPROM1 content is secured by prohibiting entry to the non user mode. To deactivate the secure bit, the EPROM has to be erased by exposure to a high density ultraviolet light, and the device has to be entered into the EPROM erase verification mode with PD1 set. When the SEC bit is changed, its new value will have no effect until the next power-on or external reset.

- 1 (set) EEPROM/EPROM not protected.
- 0 (clear) EEPROM/EPROM protected.

H.5 Bootstrap mode

Oscillator divide-by-two is forced in bootstrap mode.

The 432 bytes of self-check firmware on the MC68HC05B6 are replaced by 654 bytes of bootstrap firmware. A detailed description of the modes of operation within bootstrap mode is given below.

The bootstrap program in mask ROM address locations \$0200 to \$024F, \$03B0 to \$3FFF, \$7E00 to \$7FDD and \$7FE0 to \$7FEF can be used to program the EPROM and the EEPROM, to check if the EPROM is erased or to load and execute data in RAM.

After reset, while going to the bootstrap mode, the vector located at address \$7FEE and \$7FEF (\$\overline{RESET}\$) is fetched to start execution of the bootstrap program. To place the part in bootstrap mode, the \$\overline{IRQ}\$ pin should be at \$2xV_{DD}\$ with the TCAP1 pin 'high' during transition of the \$\overline{RESET}\$ pin from low to high. The hold time on the \$\overline{IRQ}\$ and TCAP1 pins is two clock cycles after the external \$\overline{RESET}\$ pin is brought high.

When the MC68HC705B32 is placed in the bootstrap mode, the bootstrap reset vector will be fetched and the bootstrap firmware will start to execute. Table H-4 shows the conditions required to enter each level of bootstrap mode on the rising edge of RESET.

IRQ pin TCAP1 pin PD1 PD2 PD3 PD4 Mode V_{SS} to V_{DD} V_{SS} to V_{DD} Single chip Х Х Х $2xV_{DD}$ V_{DD} 0 0 0 **Erased EPROM verification** EPROM verification; erase EEPROM; 1 0 0 $2xV_{DD}$ V_{DD} EPROM/EEPROM parallel program/verify Erased EPROM verification; $2xV_{DD}$ V_{DD} 0 1 0 no EEPROM erase if SEC is zero (parallel mode) Erased EPROM verification: erase EEPROM: 1 0 $2xV_{DD}$ V_{DD} 1 0 EPROM parallel program/verify (no E^2) Jump to start of RAM (\$0051); SEC bit = ACTIVE $2xV_{DD}$ 1 V_{DD} Х 1 0 1 0 EPROM and EEPROM verification; SEC bit = ACTIVE (parallel mode) $2xV_{DD}$ V_{DD} Serial RAM load/execute - similar to MC68HC05B6 but can fill RAM I, V_{DD} 1 $2xV_{DD}$ Х II and III

Table H-4 Mode of operation selection

The bootstrap program will first copy part of itself in RAM (except 'RAM parallel load'), as the program cannot be executed in ROM during verification/programming of the EPROM. It will then set the TCMP1 output to a logic high level, unlike the MC68HC05B6 which keeps TCMP1 low. This can be used to distinguish between the two circuits and, in particular, for selection of the VPP level and current capability.

x = Don't care




Figure H-3 Modes of operation flow chart (1 of 2)






Figure H-4 Modes of operation flow chart (2 of 2)

H.5.1 Erased EPROM verification

If a non \$00 byte is detected, the red LED will be turned on and the routine will stop (see Figure H-3 and Figure H-4). Only when the whole EPROM content is verified as erased will the green LED be turned on. PD1 is then checked. If PD1=0, the bootstrap program stops here and no programming occurs until such time as a high level is sensed on PD1. If PD1 = 1, the bootstrap program proceeds to erase the EEPROM1 for a nominal 2.5 seconds (4.0 MHz crystal). It is then checked for complete erasure; if any EEPROM byte is not erased, the program will stop before erasing the SEC byte. When both EPROM and EEPROM1 are completely erased and the security bit is cleared the programming operation can be performed. A schematic diagram of the circuit required for erased EPROM verification is shown in Figure H-7.

H.5.2 EPROM/EEPROM parallel bootstrap

Within this mode there are various subsections which can be utilised by correctly configuring the port pins shown in Table H-4.

The erased EPROM verification program will be executed first as described in Section H.5.1. When PD2=0, the programming time is set to 5 milliseconds with the bootstrap program and verify for the EPROM taking approximately 15 seconds. The EPROM will be loaded in increasing address order with non EPROM segments being skipped by the loader. Simultaneous programming is performed by reading sixteen bytes of data before actual programming is performed, thus dividing the loading time of the internal EPROM by 16. If any block of 16 EPROM bytes or 1 EEPROM byte of data is in the erased state, no programming takes place, thus speeding up the execution time.

Parallel data is entered through Port A, while the 15-bit address is output on port B, PC0 to PC4 and TCMP1 and TCMP2. If the data comes from an external EPROM, the handshake can be disabled by connecting together PC5 and PC6. If the data is supplied by a parallel interface, handshake will be provided by PC5 and PC6 according to the timing diagram of Figure H-5 (see also Figure H-6).

During programming, the green LED will flash at about 3 Hz.

Upon completion of the programming operation, the EPROM and EEPROM1 content will be checked against the external data source. If programming is verified the green LED will stay on, while an error will cause the red LED to be turned on. Figure H-7 is a schematic diagram of a circuit which can be used to program the EPROM or to load and execute data in the RAM.

Note:

The entire EPROM and EEPROM1 can be loaded from the external source; if it is desired to leave a segment undisturbed, the data for this segment should be all \$00s for EPROM data and all \$FFs for EEPROM1 data.

14

MOTOROLA **MC68HC705B32** MC68HC05B6 H-16 Rev. 4






Figure H-5 Timing diagram with handshake





Figure H-6 Parallel EPROM loader timing diagram

Note:



This circuit is recommended for programming only at 25°C and not for use in the end application, or at temperatures other than 25°C. If used in the end application, VPP6 should be tied to VDD to avoid damaging the device.

Figure H-7 EPROM parallel bootstrap schematic diagram

H.5.3 Serial RAM loader

This mode is similar to the RAM load/execute program for the MC68HC05B6 described in Section 2.2, with the additional features listed below. Table H-4 shows the entry conditions required for this mode.

If the first byte is less than \$B0, the bootloader behaves exactly as the MC68HC05B6, i.e. count byte followed by data stored in \$0050 to \$00FF. If the count byte is larger than RAM I (176 bytes) then the code continues to fill RAM II then RAM III. In this case the count byte is ignored and the program execution begins at \$0051 once the total RAM area is filled or if no data is received for 5 milliseconds.

The user must take care when using branches or jumps as his code will be relocated in RAM I, II and III. If the user intends to use the stack in his program, he should send NOP's to fill the desired stack area.


In the RAM bootloader mode, all interrupt vectors are mapped to pseudo-vectors in RAM (see Table H-5). This allows programmers to use their own service-routine addresses. Each pseudo-vector is allowed three bytes of space rather than the two bytes for normal vectors, because an explicit jump (JMP) opcode is needed to cause the desired jump to the users service-routine address.

Table H-5 Bootstrap vector targets in RAM

Vector targets in RAM	
SCI interrupt	\$0063
Timer overflow	\$0060
Timer output compare	\$005D
Timer input capture	\$005A
ĪRQ	\$0057
SWI	\$0054

H.5.3.1 Jump to start of RAM (\$0051)

The Jump to start of RAM program will be executed when bring the device out of reset with PD2 and PD3 at '1' and PD4 at '0'.



Note: A minimum V_{DD} voltage must be applied to the VPP6 pin at all times, including power-on, as a lower voltage could damage the device. Unless otherwise stated, EPROM programming is guaranteed at ambient (25°C) temperature only

Figure H-8 RAM load and execute schematic diagram






Figure H-9 Parallel RAM loader timing diagram

1 machine cycle = $1/(2f_0(Xtal))$

30 machine cycles

 t_{EXR} max (max delay for transition to be recognised during this cycle; PC6=PC5

H.6 Absolute maximum ratings

Table H-6 Absolute Maximum ratings

Rating	Symbol	Value	Unit
Supply voltage ⁽¹⁾	V_{DD}	- 0.5 to +7.0	V
Input voltage (Except V _{PP1} and V _{PP6})	V _{IN}	$V_{SS} - 0.5 \text{ to } V_{DD} + 0.5$	V
Input voltage - Self-check mode (IRQ pin only)	V _{IN}	V _{SS} – 0.5 to 2V _{DD} + 0.5	V
Operating temperature range - Standard (MC68HC705B32) - Extended (MC68HC705B32C)	T _A	T _L to T _H 0 to +70 -40 to +85	°C
Storage temperature range	T _{STG}	- 65 to +150	°C
Current drain per pin (excluding VDD and VSS) ⁽²⁾ – Source – Sink	I _D	25 45	mA mA

⁽¹⁾ All voltages are with respect to V_{SS} .

Note:

This device contains circuitry designed to protect against damage due to high electrostatic voltages or electric fields. However, it is recommended that normal precautions be taken to avoid the application of any voltages higher than those given in the maximum ratings table to this high impedance circuit. For maximum reliability all unused inputs should be tied to either V_{SS} or V_{DD} .

⁽²⁾ Maximum current drain per pin is for one pin at a time, limited by an external resistor.

14

H.7 DC electrical characteristics

Table H-7 DC electrical characteristics for 5V operation

 $(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, -40 \text{ to } +85^{\circ}\text{C})$

$(V_{DD} = 5 \text{ VdC} \pm 10\%, V_{SS} = 0 \text{ VdC}, -40 \text{ (0 +85°C)}$ Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output voltage					
$I_{LOAD} = -10 \mu\text{A}$	V _{OH}	V _{DD} – 0.1	_	_	V
$I_{LOAD} = +10 \mu\text{A}$	V _{OL}	_	_	0.1	
Output high voltage (LOAD = 0.8mA)					
PA0-7, PB0-7, PC0-7, TCMP1, TCMP2	V _{OH}	V _{DD} – 0.8	V _{DD} - 0.4	_	
Output high voltage (LOAD = 1.6mA)					V
TDO, SCLK, PLMA, PLMB	V _{OH}	V _{DD} - 0.8	V _{DD} - 0.4	_	
Output high voltage ($I_{LOAD} = -300\mu A$)					
OSC2	V _{OH}	V _{DD} - 0.8	V _{DD} - 0.3	_	
Output low voltage (I _{LOAD} = 1.6 mA)					
PA0-7, PB0-7, PC0-7, TCMP1, TCMP2,					
TDO, SCLK, PLMA, PLMB	V _{OL}	_	0.1	0.4	
Output low voltage (L _{OAD} = 1.6 mA)					V
RESET	V _{OL}	_	0.4	1	
Output low voltage (I _{LOAD} = -100µA)	ļ ,,				
OSC2	V _{OL}	_	TBD	_	
Input high voltage					
PA0-7, PB0-7, PC0-7, PD0-7, OSC1,	V _{IH}	0.7V _{DD}	_	V_{DD}	V
ĪRQ, RESET, TCAP1, TCAP2, RDI					
Input low voltage					
PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ,	V _{IL}	V_{SS}	_	0.2V _{DD}	V
RESET, TCAP1, TCAP2, RDI					
Supply current ⁽³⁾ (For Guidance Only)					
RUN (SM = 0) (See Figure 11-1)	l _{DD}	_	6	TBD	mA
RUN (SM = 1) (See Figure 11-2)	I _{DD}	_	1.5	TBD	mA
WAIT (SM = 0) (See Figure 11-3)	l _{DD}	_	2	TBD	mA
WAIT (SM = 1) (See Figure 11-4)	l _{DD}	_	1	TBD	mA
STOP					
0 to 70 (standard)	l _{DD}	_	10	TBD	μΑ
40 to 85 (extended)	l _{DD}	_	10	TBD	μΑ
High-Z leakage current					
PA0-7, PB0-7, PC0-7, TDO, RESET, SCLK	l _{IL}	_	±0.2	±1	μΑ
Input current					
Port B and port C pull-down (V _{IN} =V _{IH})	I _{RPD}		80		μΑ
Input current (0 to 70)	IN D				
IRQ, OSC1, TCAP1, TCAP2, RDI,	l _{IN}	_	±0.2	±1	μA
PD0/AN0-PD7/AN7 (channel not selected)	livi				' '
Input current (– 40 to 85)					
IRQ, OSC1, TCAP1, TCAP2, RDI,	l _{IN}	_	_	±5	μΑ
PD0/AN0-PD7/AN7 (channel not selected)	liv.				"
Capacitance					
Ports (as input or output), RESET, TDO, SCLK	C _{OUT}	_	_	12	pF
IRQ, TCAP1, TCAP2, OSC1, RDI	C _{OUT}	_	_	8	pF
PD0/AN0-PD7/AN7 (A/D off)	C _{IN}	_	12	_	pF
	CIN		22		pF

⁽¹⁾ All b_D measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).

⁽²⁾ Typical values are at mid point of voltage range and at 25°C only.

⁽³⁾ RUN and WAIT I DD: measured using an external square-wave clock source (f_{OSC} = 2.0 MHz); all inputs 0.2 V from rail; no DC loads; maximum load on outputs 50pF (20pF on OSC2). STOP /WAIT I DD: all ports configured as inputs; V_L = 0.2 V and V_{IH} = V_{DD} – 0.2 V: STOP I_{DD} measured with OSC1 = V_{DD}. WAIT I_{DD} is affected linearly by the OSC2 capacitance.

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output voltage $ I_{LOAD} = -10 \mu A $ $ I_{LOAD} = +10 \mu A $	V _{OH} V _{OL}	V _{DD} - 0.1		 0.1	V
Output high voltage (LOAD = 0.8mA) PA0-7, PB0-7, PC0-7, TCMP1, TCMP2 Output high voltage (LOAD = 1.6mA)	V _{OH}	V _{DD} - 0.3	V _{DD} - 0.1	_	V
TDO, SCLK, PLMA, PLMB	V _{OH}	V _{DD} – 0.3	V _{DD} - 0.1	_	
Output low voltage (I _{LOAD} = 1.6mA) PA0-7, PB0-7, PC0-7, TCMP1, TCMP2, TDO, SCLK, PLMA, PLMB Output low voltage (I _{LOAD} = 1.6mA)	V _{OL}	_	0.1	0.3	V
RESET	V_{OL}		0.2	0.6	
Input high voltage PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ, RESET, TCAP1, TCAP2, RDI	V _{IH}	0.7V _{DD}	_	V _{DD}	V
Input low voltage PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ , RESET, TCAP1, TCAP2, RDI	V _{IL}	V _{SS}	_	0.2V _{DD}	V
Supply current ⁽³⁾ (For Guidance Only) RUN (SM = 0) (See Figure 11-1) RUN (SM = 1) (See Figure 11-2) WAIT (SM = 0) (See Figure 11-3) WAIT (SM = 1) (See Figure 11-4) STOP	I _{DD} I _{DD} I _{DD} I _{DD}	_ _ _ _	3 1 1.5 0.5	TBD TBD TBD TBD	mA mA mA mA
0 to 70 (standard) - 40 to 85 (extended)	I _{DD} I _{DD}	_ _	10 10	TBD TBD	μA μA
High-Z leakage current PA0-7, PB0-7, PC0-7, TDO, RESET, SCLK	I _{IL}	_	±0.2	±1	μА
Input current (0 to 70) IRO, OSC1, TCAP1, TCAP2, RDI, PD0/AN0-PD7/AN7 (channel not selected)	I _{IN}	_	±0.2	±1	μΑ
Input current (- 40 to 125) IRQ, OSC1, TCAP1, TCAP2, RDI, PD0/AN0-PD7/AN7 (channel not selected)	I _{IN}	_	_	±5	μА
Capacitance Ports (as input or output), RESET, TDO, SCLK IRQ, TCAP1, TCAP2, OSC1, RDI PD0/AN0-PD7/AN7 (A/D off) PD0/AN0-PD7/AN7 (A/D on)	C _{OUT} C _{OUT} C _{IN} C _{IN}	_ _ _ _	_ _ 12 22	12 8 — —	pF pF pF pF

⁽¹⁾ All bD measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).

14

⁽²⁾ Typical values are at mid point of voltage range and at 25°C only.

⁽³⁾ RUN and WAIT I_{DD}: measured using an external square-wave clock source (f_{OSC} = 2.0 MHz); all inputs 0.2 V from rail; no DC loads; maximum load on outputs 50pF (20pF on OSC2). STOP /WAIT I_{DD}: all ports configured as inputs; V_L = 0.2 V and V_{IH} = V_{DD} - 0.2 V: STOP I_{DD} measured with OSC1 = V_{DD}. WAIT I_{DD} is affected linearly by the OSC2 capacitance.

H.8 A/D converter characteristics

Table H-9 A/D characteristics for 5V operation

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = -40 \text{ to } +85^{\circ}\text{C})$

Characteristic	Parameter	Min	Max	Unit
Resolution	Number of bits resolved by the A/D	8	_	Bit
Non-linearity	Max deviation from the best straight line through the A/D transfer characteristics $(V_{RH} = V_{DD} \text{ and } V_{RL} = 0V)$	_	± 0.5	LSB
Quantization error	Uncertainty due to converter resolution	_	± 0.5	LSB
Absolute accuracy	Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors	_	±1	LSB
Conversion range	Analog input voltage range	V_{RL}	V_{RH}	V
V_{RH}	Maximum analog reference voltage	V _{RL}	V _{DD} + 0.1	V
V_{RL}	Minimum analog reference voltage	V _{SS} - 0.1	V_{RH}	V
ΔV_R	Minimum difference between V $_{\rm RH}$ and V $_{\rm RL}$	3	_	V
Conversion time	Total time to perform a single analog to digital conversion a. External clock (OSC1, OSC2) b. Internal RC oscillator	<u>-</u>	32 32	t _{CYC} μs
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes	GL	JARANTEED	
Zero input reading	Conversion result when V _{IN} = V _{RL}	00	_	Hex
Full scale reading	Conversion result when V _{IN} = V _{RH}	_	FF	Hex
Sample acquisition time	Analog input acquisition sampling a. External clock (OSC1, OSC2) b. Internal RC oscillatof ¹⁾		12 12	t _{CYC} μs
Sample/holdcapacitance	Input capacitance on PD0/AN0-PD7/AN7	_	12	pF
Input leakage ⁽²⁾	Input leakage on A/D pins PD0/AN0-PD7/AN7, VRL, VRH	_	1	μΑ

⁽¹⁾ Source impedances greater than $10k\Omega$ will adversely affect internal charging time during input sampling.

⁽²⁾ The external system error caused by input leakage current is approximately equal to the product of R source and input current. Input current to A/D channel will be dependent on external source impedance (see Figure 8-2).

Characteristic	Parameter	Min	Max	Unit
Resolution	Number of bits resolved by the A/D	8	_	Bit
Non-linearity	Max deviation from the best straight line through the A/D transfer characteristics $(V_{RH} = V_{DD} \text{ and } V_{RL} = 0V)$	_	±1	LSB
Quantization error	Uncertainty due to converter resolution	_	±1	LSB
Absolute accuracy	Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors	_	±2	LSB
Conversion range	Analog input voltage range	V _{RL}	V _{RH}	V
V_{RH}	Maximum analog reference voltage	V _{RL}	V _{DD} + 0.1	V
V_{RL}	Minimum analog reference voltage	V _{SS} - 0.1	V_{RH}	V
ΔV_R	Minimum difference between V _{RH} and V _{RL}	3	_	V
Conversion time	Total time to perform a single analog to digital conversion Internal RC oscillator	_	32	μs
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes	GL	JARANTEED	
Zero input reading	Conversion result when V _{IN} = V _{RL}	00	_	Hex
Full scale reading	Conversion result when V _{IN} = V _{RH}	_	FF	Hex
Sample acquisition time	Analog input acquisition sampling Internal RC oscillato ⁽¹⁾	_	12	μs
Sample/hold capacitance	Input capacitance on PD0/AN0-PD7/AN7	_	12	pF
Input leakage ⁽²⁾	Input leakage on A/D pins PD0/AN0-PD7/AN7, VRL, VRH	_	1	μΑ

⁽¹⁾ Source impedances greater than $10k\Omega$ will adversely affect internal charging time during input sampling.

⁽²⁾ The external system error caused by input leakage current is approximately equal to the product of R source and input current. Input current to A/D channel will be dependent on external source impedance (see Figure 8-2).

11

H.9 Control timing

Table H-11 Control timing for 5V operation

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = -40 \text{ to } +85^{\circ}\text{C})$

Characteristic	Symbol	Min	Max	Unit
Frequency of operation				
Crystal option	fosc	_	4.2	MHz
External clock option	fosc	dc	4.2	MHz
Internal operating frequency (fosc/2)				
Using crystal	f _{OP}	_	2.1	MHz
Using external clock	f _{OP}	dc	2.1	MHz
Cycle time (see Figure 9-1)	tcyc	476	_	ns
Crystal oscillator start-up time (see Figure 9-1)	фхои	_	100	ms
Stop recovery start-up time (crystal oscillator)	ıŁсн		100	ms
RC oscillator stabilization time	ÅDRC		5	μs
A/D converter stabilization time	ADON		500	μs
External RESET input pulse width	t _{RL}	3.0	_	t _{CYC}
Power-on RESET output pulse width				tour
4064 cycle	t _{PORL}	4064	_	toyo
16 cycle	t _{PORL}	16	_	t _{CYC}
Watchdog RESET output pulse width	t DOGL	1.5	_	t _{CYC}
Watchdog time-out	t _{DOG}	6144	7168	t _{CYC}
EEPROM byte erase time				
0 to 70 (standard)	t_{ERA}	10	_	ms
- 40 to 85 (extended)	t _{ERA}	10	_	ms
EEPROM byte program time (1)				
0 to 70 (standard)	t _{PROG}	10	_	ms
- 40 to 85 (extended)	t _{PROG}	10	_	ms
Timer (see Figure H-10)				
Resolution ⁽²⁾	t _{RESL}	4	_	t _{CYC}
Input capture pulse width	t _{TH} , t _{TL}	125 (3)	_	ns
Input capture pulse period	t _{TLTL}		_	t _{CYC}
Interrupt pulse width (edge-triggered)	ħын	125	_	ns
Interrupt pulse period	\$LIL	(4)	_	t _{CYC}
OSC1 pulse width (5)	t _{OH} , t _{OL}	90	_	ns
Write/Erase endurance (6)(7)	_	10000		cycles
Data retention ⁽⁶⁾⁽⁷⁾	_	10		years

⁽¹⁾ For bus frequencies less than 2 MHz, the internal RC oscillator should be used when programming the EEPROM.

⁽²⁾ Since a 2-bit prescaler in the timer must count four external cycles (tyc), this is the limiting factor in determining the timer resolution.

⁽³⁾ The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 ξ_{YC} .

⁽⁴⁾ The minimum period t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 t_{CC} .

⁽⁵⁾ t_{OH} and t_{OL} should not total less than 238ns.

⁽⁶⁾ At a temperature of 85°C

⁽⁷⁾ Refer to Reliability Monitor Report (current quarterly issue) for current failure rate information.

Λ/ _	2 2V/dc +	10% V	– 0 V/dc	т	40 to +85°C'	١
(V DD =	$3.3 \text{ Vul.} \perp$	1U/0. V c	c = 0 vul	. IA =	40 IU +00 C	,

Characteristic	Symbol	Min	Max	Unit
Frequency of operation				
Crystal option	fosc	_	2.0	MHz
External clock option	f _{OSC}	dc	2.0	MHz
Internal operating frequency (fosc/2)				
Using crystal	f _{OP}	_	1.0	MHz
Using external clock	f _{OP}	dc	1.0	MHz
Cycle time (see Figure 9-1)	tсус	1000	_	ns
Crystal oscillator start-up time (see Figure 9-1)	фхоv	_	100	ms
Stop recovery start-up time (crystal oscillator)	ıŁсн		100	ms
RC oscillator stabilization time	ADRC		5	μs
A/D converter stabilization time	ADON		500	μs
External RESET input pulse width	t _{RL}	3.0		t _{CYC}
Power-on RESET output pulse width				tour
4064 cycle	t _{PORL}	4064	_	t _{CYC}
16 cycle	t _{PORL}	16	_	t _{CYC}
Watchdog RESET output pulse width	†bogL	1.5	_	t _{CYC}
Watchdog time-out	t _{DOG}	6144	7168	t _{CYC}
EEPROM byte erase time				
0 to 70 (standard)	t _{ERA}	30	_	ms
- 40 to 85 (extended)	t _{ERA}	30	_	ms
EEPROM byte program time (1)				
0 to 70 (standard)	t _{PROG}	30	_	ms
- 40 to 85 (extended)	t _{PROG}	30	_	ms
Timer (see Figure H-10)				
Resolution ⁽²⁾	t _{RESL}	4	_	t _{CYC}
Input capture pulse width	t _{TH} , t _{TL}	250 (3)	_	ns
Input capture pulse period	t _{TLTL}		_	t _{CYC}
Interrupt pulse width (edge-triggered)	ħлн	250	_	ns
Interrupt pulse period	†LIL	(4)	_	t _{CYC}
OSC1 pulse width (5)	t _{OH} , t _{OL}	100	_	ns
Write/Erase endurance (6)(7)	_	10000		cycles
Data retention ⁽⁶⁾⁽⁷⁾	_	10		years

- For bus frequencies less than 2 MHz, the internal RC oscillator should be used when programming the EEPROM.
- (2) Since a 2-bit prescaler in the timer must count four external cycles (\mathfrak{t}_{YC}), this is the limiting factor in determining the timer resolution.
- (3) The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 ξ_{YC} .
- (4) The minimum period t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 ξ_{YC} .
- (5) t_{OH} and t_{OL} should not total less than 500ns.
- (6) At a temperature of 85°C
- (7) Refer to Reliability Monitor Report (current quarterly issue) for current failure rate information.



Figure H-10 Timer relationship

H.10 EPROM electrical characteristics

Table H-13 DC electrical characteristics for 5V operation

 $(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = 25^{\circ}\text{C})$

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
EPROM					
Absolute maximum voltage	V _{PP6} max	V_{DD}	_	18	V
Programming voltage	V _{PP6}	15	15.5	16	V
Programming current	I _{PP6}	_	50	64	mA
Read voltage	V _{PP6R}	V_{DD}	V_{DD}	V_{DD}	V

- (1) All b_D measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).
- (2) Typical values are at mid point of voltage range and at 25°C only.

Table H-14 Control timing for 5V operation

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = 25^{\circ}\text{C})$

, pp , 33 , k				
Characteristic	Symbol	Min	Max	Unit
EPROM programming time	t _{PROG}	5	20	ms

Table H-15 Control timing for 3.3V operation

 $(V_{DD} = 3.3 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_{\Delta} = 25^{\circ}\text{C})$

(100 010 100 1010) A = 0	,			
Characteristic	Symbol	Min	Max	Unit
EPROM programming time	t ppng	5	20	ms

THIS PAGE LEFT BLANK INTENTIONALLY

HIGH SPEED OPERATION

This section contains the electrical specifications and associated timing information for high speed versions of the MC68HC05B6, MC68HC05B8 and MC68HC05B16 (f_{OSC} max = 8 MHz). The ordering information for these devices is contained in Table I-1.

Table I-1 Ordering information

Device title	Package	Suffix 0 to 70°C	Suffix -40 to +85°C
	52-pin PLCC	FN	CFN
MC68HC05B6	64-pin QFP	FU	CFU
	56-pin SDIP	В	СВ
	52-pin PLCC	FN	CFN
MC68HC05B8	64-pin QFP	FU	CFU
	56-pin SDIP	В	СВ
	52-pin PLCC	FN	CFN
MC68HC05B16	64-pin QFP	FU	CFU
	56-pin SDIP	В	СВ

Note:

The high speed version has the same device title as the standard version. High speed operation is selected via a check-box on the order form and will be confirmed on the listing verification form.

I.1 DC electrical characteristics

Table I-2 DC electrical characteristics for 5V operation

 $(V_{DD} = 5 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = -40 \text{ to } +85^{\circ}\text{C})$

$\frac{\text{Characteristic}^{(1)}}{\text{Characteristic}^{(1)}}$	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output voltage					
$I_{LOAD} = -10 \mu\text{A}$	V_{OH}	V _{DD} - 0.1	_	_	V
$I_{LOAD} = +10 \mu\text{A}$	V_{OL}	_	_	0.1	
Output high voltage (I _{LOAD} = 0.8 mA)					
PA0-7, PB0-7, PC0-7, TCMP1, TCMP2	V _{OH}	V _{DD} - 0.8	_	_	V
Output high voltage (I _{LOAD} = 1.6 mA)			_		"
TDO, SCLK, PLMA, PLMB	V _{OH}	V _{DD} - 0.8	_	_	
Output low voltage (I _{LOAD} = 1.6mA)					
PA0-7, PB0-7, PC0-7, TCMP1, TCMP2,	V _{OL}	_	_	0.4	
TDO, SCLK, PLMA, PLMB	- OL	_	_		V
Output low voltage (I _{LOAD} = 1.6mA)	V _{OL}	_	_	1	
RESET	- 02				
Input high voltage	.,	0.71/		M	.,,
PA0-7, PB0-7, PC0-7, PD0-7, OSC1,	V _{IH}	0.7V _{DD}	_	V _{DD}	V
ĪRQ, RESET, TCAP1, TCAP2, RDI					
Input low voltage	.,	W		0.01/	V
PA0-7, PB0-7, PC0-7, PD0-7, OSC1, IRQ , RESET, TCAP1, TCAP2, RDI	V _{IL}	V_{SS}	_	0.2V _{DD}	V
Supply current ⁽³⁾					
RUN (SM = 0) (See Figure 11-1)				12	mA
RUN (SM = 1) (See Figure 11-1)		_	_	3	mA
WAIT (SM = 0) (See Figure 11-3)				4	mA
WAIT (SM = 0) (See Figure 11-4)	I _{DD}	_	_	2	mA
STOP				_	
0 to 70 (standard)		_	_	10	μA
- 40 to 85 (extended)		_	_	20	μA
High-Z leakage current					-
PA0-7, PB0-7, PC0-7, TDO, RESET, SCLK	III	_	_	±1	μΑ
Input current (0 to 70)					
IRQ, OSC1, TCAP1, TCAP2, RDI,	I _{IN}	_	_	±5	μΑ
PD0/AN0-PD7/AN7 (channel not selected)			_	±1	
Capacitance					
Ports (as input or output), RESET, TDO, SCLK	C _{OUT}	_	_	12	pF
ĪRQ, TCAP1, TCAP2, OSC1, RDI	C _{IN}	_	_	8	pF
PD0/AN0-PD7/AN7 (A/D off)	C _{IN}	_	12	_	pF
PD0/AN0-PD7/AN7 (A/D on)	C _{IN}	_	22	_	pF

⁽¹⁾ All b_D measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs (see Section 2).

STOP /WAIT I $_{DD}$: all ports configured as inputs; V_{L} = 0.2 V and V_{IH} = V_{DD} – 0.2 V: STOP I $_{DD}$ measured with OSC1 = V_{DD} .

WAIT I_{DD} is affected linearly by the OSC2 capacitance.

⁽²⁾ Typical values are at mid point of voltage range and at 25°C only.

⁽³⁾ RUN and WAIT I _{DD}: measured using an external square-wave clock source (f_{OSC} = 8.0MHz); all inputs 0.2 V from rail; no DC loads; maximum load on outputs 50pF (20pF on OSC2).

I.2 A/D converter characteristics

Table I-3 A/D characteristics for 5V operation

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = -40 \text{ to } +85^{\circ}\text{C})$

Characteristic	Parameter	Min	Max	Unit
Resolution	Number of bits resolved by the A/D	8	_	Bit
Non-linearity	Max deviation from the best straight line through the A/D transfer characteristics ($V_{RH} = V_{DD}$ and $V_{RL} = 0V$)	_	± 0.5	LSB
Quantization error	Uncertainty due to converter resolution	_	± 0.5	LSB
Absolute accuracy	Difference between the actual input voltage and the full-scale equivalent of the binary code output code for all errors	_	±1	LSB
Conversion range	Analog input voltage range	V_{RL}	V_{RH}	V
V _{RH}	Maximum analog reference voltage	V _{RL}	V _{DD} + 0.1	V
V_{RL}	Minimum analog reference voltage	V _{SS} - 0.1	V_{RH}	V
$\Delta V_R^{(1)}$	Minimum difference between V $_{\rm RH}$ and V $_{\rm RL}$	3	_	V
Conversion time	Total time to perform a single analog to digital conversion a. External clock (OSC1, OSC2) b. Internal RC oscillator	_ _	32 32	t _{CYC} μs
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes	GUARANTEED		
Zero input reading	Conversion result when V _{IN} = V _{RL}	00	_	Hex
Full scale reading	Conversion result when V _{IN} = V _{RH}	_	FF	Hex
Sample acquisition time	Analog input acquisition sampling a. External clock (OSC1, OSC2) b. Internal RC oscillatof ⁽²⁾	-	12 12	t _{CYC} μs
Sample/hold capacitance	Input capacitance on PD0/AN0-PD7/AN7	_	12	pF
Input leakage ⁽³⁾	Input leakage on A/D pins PD0/AN0-PD7/AN7 VRL, VRH	_ _	1 1	μA μA

⁽¹⁾ Performance verified down to 2.5V Δ VR, but accuracy is tested and guaranteed at Δ VR = 5V \pm 10%.

⁽²⁾ Source impedances greater than $10k\Omega$ will adversely affect internal charging time during input sampling.

⁽³⁾ The external system error caused by input leakage current is approximately equal to the product of R source and input current. Input current to A/D channel will be dependent on external source impedance (see Figure 8-2).

I.3 Control timing for 5V operation

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_{A} = -40 \text{ to } +85^{\circ}\text{C})$

Characteristic	Symbol	Min	Max	Unit
Frequency of operation				
Crystal option	fosc	_	8.0	MHz
External clock option	fosc	dc	8.0	MHz
Internal operating frequency (5 _{SC} /2)				
Crystal	f _{OP}	_	4.0	MHz
External clock	f _{OP}	dc	4.0	MHz
Cycle time (see Figure 9-1)	tcyc	250	_	ns
Crystal oscillator start-up time (see Figure 9-1)	фхол	_	100	ms
Stop recovery start-up time (crystal oscillator)	ıŁсн		100	ms
External RESET input pulse width	t _{RL}	1.5	_	t _{CYC}
Power-on RESET output pulse width				t
4064 cycle	t _{PORL}	4064	_	tovo
16 cycle	t _{PORL}	16	_	t _{CYC}
Watchdog RESET output pulse width	t _{DOGL}	1.5	_	t _{CYC}
Watchdog time-out	t _{DOG}	6144	7168	t _{CYC}
EEPROM byte erase time				
0 to 70 (standard)	t _{ERA}	10	_	ms
 40 to 85 (extended) 	t _{ERA}	10	_	ms
EEPROM byte program time (1)				
0 to 70 (standard)	t _{PROG}	10	_	ms
- 40 to 85 (extended)	t _{PROG}	10	_	ms
Timer (see Figure I-1)				
Resolution ⁽²⁾	t _{RESL}	4	_	t _{CYC}
Input capture pulse width	t _{TH} , t _{TL}	125	_	ns
Input capture pulse period	t _{TLTL}	(3)	_	t _{CYC}
Interrupt pulse width (edge-triggered)	ħлн	125	_	ns
Interrupt pulse period	İ LIL	(4)	_	t _{CYC}
OSC1 pulse width	t _{OH} , t _{OL}	90		ns
Write/Erase endurance (5)(6)	_	10000		cycles
Data retention ⁽⁵⁾⁽⁶⁾		10		years

- For bus frequencies less than 2 MHz, the internal RC oscillator should be used when programming the EEPROM.
- (2) Since a 2-bit prescaler in the timer must count four external cycles (tyc), this is the limiting factor in determining the timer resolution.
- (3) The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 ξ_{YC} .
- (4) The minimum period t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 ξ_{YC} .
- (5) At a temperature of 85°C
- (6) Refer to Reliability Monitor Report (current quarterly issue) for current failure rate information



Figure I-1 Timer relationship

THIS PAGE LEFT BLANK INTENTIONALLY

GLOSSARY

This section contains abbreviations and specialist words used in this data sheet and throughout the industry. Further information on many of the terms may be gleaned from Motorola's *M68HC11 Reference Manual*, *M68HC11RM/AD*, or from a variety of standard electronics text books.

\$xxxx The digits following the '\$' are in hexadecimal format.

%xxxx The digits following the '%' are in binary format.

A/D, ADC Analog-to-digital (converter).

Bootstrap mode In this mode the device automatically loads its internal memory from an

external source on reset and then allows this program to be executed.

Byte Eight bits.

CCR Condition codes register; an integral part of the CPU.

CERQUAD A ceramic package type, principally used for EPROM and high temperature

devices.

Clear '0' — the logic zero state; the opposite of 'set'.

CMOS Complementary metal oxide semiconductor. A semiconductor technology

chosen for its low power consumption and good noise immunity.

COP Computer operating properly. *aka* 'watchdog'. This circuit is used to detect

device runaway and provide a means for restoring correct operation.

CPU Central processing unit.

D/A, DAC Digital-to-analog (converter).

EEPROM Electrically erasable programmable read only memory. *aka* 'EEROM'.

EPROM Erasable programmable read only memory. This type of memory requires

exposure to ultra-violet wavelengths in order to erase previous data. aka

'PROM'.

ESD Electrostatic discharge.

Expanded mode In this mode the internal address and data bus lines are connected to

external pins. This enables the device to be used in much more complex systems, where there is a need for external memory for example.

EVS Evaluation system. One of the range of platforms provided by Motorola for

evaluation and emulation of their devices.

HCMOS High-density complementary metal oxide semiconductor. A semiconductor

technology chosen for its low power consumption and good noise immunity.

I/O Input/output; used to describe a bidirectional pin or function.

Input capture (IC) This is a function provided by the timing system, whereby an external

event is 'captured' by storing the value of a counter at the instant the event

is detected.

Interrupt This refers to an asynchronous external event and the handling of it by the

MCU. The external event is detected by the MCU and causes a

predetermined action to occur.

IRQ Interrupt request. The overline indicates that this is an active-low signal

format.

K byte A kilo-byte (of memory); 1024 bytes.

LCD Liquid crystal display.

LSB Least significant byte.

M68HC05 Motorola's family of 8-bit MCUs.

MCU Microcontroller unit.

MI BUS Motorola interconnect bus. A single wire, medium speed serial

communications protocol.

MSB Most significant byte.

Nibble Half a byte; four bits.

NRZ Non-return to zero.

Opcode The opcode is a byte which identifies the particular instruction and operating

mode to the CPU. See also: prebyte, operand.

Operand The operand is a byte containing information the CPU needs to execute a

particular instruction. There may be from 0 to 3 operands associated with an

opcode. See also: opcode, prebyte.

Output compare (OC) This is a function provided by the timing system, whereby an external

event is generated when an internal counter value matches a predefined

value.

PLCC Plastic leaded chip carrier package.

PLL Phase-locked loop circuit. This provides a method of frequency

multiplication, to enable the use of a low frequency crystal in a high

frequency circuit.

Prebyte This byte is sometimes required to qualify an opcode, in order to fully specify

a particular instruction. See also: opcode, operand.

Pull-down, pull-up These terms refer to resistors, sometimes internal to the device, which are

permanently connected to either ground or V_{DD}.

PWM Pulse width modulation. This term is used to describe a technique where the

width of the high and low periods of a waveform is varied, usually to enable

a representation of an analog value.

QFP Quad flat pack package.

RAM Random access memory. Fast read and write, but contents are lost when the

power is removed.

RFI Radio frequency interference.

RTI Real-time interrupt.

ROM Read-only memory. This type of memory is programmed during device

manufacture and cannot subsequently be altered.

RS-232C A standard serial communications protocol.

SAR Successive approximation register.

SCI Serial communications interface.

Set '1'— the logic one state; the opposite of 'clear'.

Silicon glen An area in the central belt of Scotland, so called because of the

concentration of semiconductor manufacturers and users found there.

Single chip mode In this mode the device functions as a self contained unit, requiring only I/O

devices to complete a system.

SPI Serial peripheral interface.

Test mode This mode is intended for factory testing.

TTL Transistor-transistor logic.

UART Universal asynchronous receiver transmitter.

VCO Voltage controlled oscillator.

Watchdog see 'COP'.

Wired-OR A means of connecting outputs together such that the resulting composite

output state is the logical OR of the state of the individual outputs.

Word Two bytes; 16 bits.

XIRQ Non-maskable interrupt request. The overline indicates that this has an

active-low signal format.

THIS PAGE LEFT BLANK INTENTIONALLY

INDEX

In this index numeric entries are placed first; page references in *italics* indicate that the reference is to a figure.

A/D converter block diagram 8–2 during STOP mode 8–6 during WAIT mode 8–6 operation 8–1	MC68HC705B32 H-4 MC68HC705B5 C-2 PLM system 7-1 programmable timer 5-2 SCI 6-2, 6-2 watchdog system 9-3 bootstrap mode C-8, E-10, H-12
registers ADDATA 8-3 ADSTAT 8-4	С
PORTD 8–3 A/D converter characteristics 11–8, 11–9, E–24, E–25, F–22, F–23, H–25, H–26, I–3 A/D status/control register ADON 4–5 absolute maximum ratings 11–1 ADDATA – A/D result data register 8–3 ADON – A/D converter on 8–5 ADON – A/D converter on bit 4–5 ADRC – A/D RC oscillator control 8–4 ADSTAT ADON 8–5 ADRC 8–4 CH3-CH0 8–5 COCO 8–4 ADSTAT – A/D status/control register 8–4 alternate counter register 5–3 analog input 8–6	ceramic resonator 2–11 CH3-CH0 – A/D channels 3, 2, 1 and 0 8–5 COCO – Conversion complete flag 8–4 control timing 11–10, 11–11, C–19, E–26, E–27, F–24, F–25, H–27, H–28, I–4 COP watchdog 9–3 during STOP mode 9–4 during WAIT mode 9–4 counter 5–1 counter register 5–3 CPHA – Clock phase 6–12 CPOL – Clock polarity 6–12 crystal 2–11
B Baud rate register	data direction registers DDRA, DDRB, DDRC 4–5 data format 6–5 DC electrical characteristics 11–2, 11–5, C–19, E–22, E–23, F–20, F–21, H–23, H–24, I–2 E1ERA – EEPROM erase/programming bit 3–3, E–7, F–7, H–9 E1LAT – EEPROM programming latch enable 3–4 E1LAT – EEPROM programming latch enable bit E–7, F–7, H–10

ETF GIVI - EEF KOIVI GHAIYE PUHIP EHADIE/GISADIE 3-4,	
E-7, F-7, H-10	·
E6LAT – EPROM programming latch enable bit E–6, F–6,	I/O pin states 4–2
H-9	I/O port structure 4–2, 4–2
E6PGM – EPROM program enable bit E–6, F–6, H–9	ICF1 – Input capture flag 1 5–6
ECLK – External clock output bit 4–3	ICF2 – Input capture flag 2 5–7
EE1P – EEPROM protect bit E–9, F–9	IDLE – Idle line detect flag 6–16
EE1P – EEPROM protection bit H–12	IEDG1 – Input edge 1 5–5
EEPROM 3–1, 3–3	ILIE – Idle line interrupt enable 6–14
erase operation 3–5	Input capture registers
programming operation 3–6	ICR1 5–7
read operation 3–5	ICR2 5-8
STOP mode 3–7	input/output programming 4–1
WAIT mode 3–7	INTE – External interrupt enable 3–9, 9–9
EEPROM control register	interrupts
E1ERA 3–3	priorities 9–6
E1LAT 3-4	SCI 9–10
E1PGM 3-4	SWI 9–6
ECLK 3-3	
EEPROM options register	INTP, INTN – External interrupt sensitivity options 3–9, 9–9
EE1P E-9, F-9	IRQ 9–7
SEC E-9, F-9	IRQ sensitivity 9–9
EEPROM/ECLK control	
ECLK 4–3	
ELAT – EPROM programming latch enable bit C–6	
EPGM – EPROM programming later enable bit C=0	_
	LBCL – Last bit clock 6–13
EPP - EPROM protect C-7	low power modes
EPPT – EPROM protect test bit C–6	SLOW 2-9
EPROM 13–2, C–5, E–5, F–5	STOP 2-6
control register C-6, E-6, F-6	WAIT 2–8
options register C–7	
program operation E-5, F-6, H-8	
programming operation C–5	N /I
read operation E–5, F–5, H–8	M
EPROM control register	M – Mode 6–11
ELAT C-6	Mask option register
EPGM C-6	PBPD E-8, F-8, H-11
EPPT C-6	PCPD E-8, F-9, H-11
EPROM electrical characteristics E–28, F–26, H–29	· · · ·
EPROM registers C–6	RTIM E-8, F-8, H-11
EPROM/EEPROM/ECLK control register	RWAT E-8, F-8, H-11
E1ERA E-7, F-7	WWAT E-8, F-8, H-11
E1LAT E-7, F-7	mask options
E1PGM E-7, F-7	MC68HC05B6 1–3
E6LAT E-6, F-6	maskable hardware interrupts 9–7
E6PGM E-6, F-6	maskset errata D-1, H-1
external clock 2-12, D-4, E-5, F-5, G-2	MC68HC05B16 D-1
external interrupt 9–7	block diagram D-3
	memory map D-5
	MC68HC05B32 G-1
	block diagram G-2
F	memory map G-3
FE – Framing error flag 6–17	MC68HC05B4
TE-Training entit may 0-17	block diagram A-2
	memory map A-3
1.1	MC68HC05B6
H	block diagram 1–3
• •	mask options 1-3
high speed operation I-1	memory map 3–2
	pinouts 12–1, 12–2, 12–3

MC68HC05B8 B-1	PCPD C-8
block diagram B-2	RTIM C-7
memory map B-3	RWAT C-7
MC68HC705B16 E-1	WWAT C-7
block diagram E-2	OPTR – options register 3–6, C–7
memory map E-3	EE1P – EEPROM protection bit 3–7
MC68HC705B16N F-1	SEC – Security bit 3–7
block diagram F-2	OR – Overrun error flag 6–17
memory map F-3	oscillator connections 2-12, D-4
MC68HC705B32 H-3	Output compare registers
block diagram H-4	OCR1 5-9
memory map H-5	OCR2 5-10
MC68HC705B5 C-1	
block diagram C-2	
memory map C-3	Р
mechanical dimensions 12-4, 12-5, 12-6	Г
memory map	parallel bootstrap E-13, E-19, F-13, H-16
MC68HC05B16 <i>D-5</i>	PBPD – Port B pull-down E–8, F–8
MC68HC05B32 <i>G-3</i>	PBPD – Port B pull-down resistors C–8
MC68HC05B4 A-3	PCPD – Port C pull-down E–8, F–9
MC68HC05B6 3-2	PCPD – Port C pull-down resistors C–8
MC68HC05B8 <i>B-3</i>	pin configurations 12–1
MC68HC705B16 <i>E-3</i>	pins
MC68HC705B16N F-3	ĪRQ 2–10
MC68HC705B32 <i>H-5</i>	OSC1, OSC2 2-11
MC68HC705B5 <i>C-3</i>	PA0-PA7, PB0-PB7, PC0-PC7 2-13
Miscellaneous register	PD0/AN0-PD7/AN7 2-13
INTE 3-9, 9-9	PLMA, PLMB 2-13
INTP, INTN 3–9, 9–9	RDI, TDO 2–13
POR 3-9, 9-2	RESET 2-10, 9-3
SFA 3-10, 7-3	SCLK 2–13
SFB 3-10, 7-3	TCAP1 2-10
SM 2-9, 3-10, 7-3	TCAP2 2-11
WDOG 3-10, 9-4	TCMP1, TCMP2 2-11
modes of operation	VDD, VSS 2-10
jump to any address 2-4	VPP1 2–13
low power modes 2-6	VRH, VRL 2–13
single chip mode 2-1	PLCC 12–1
	PLM 5–11
	block diagram 7–1
N	clock selection 7–4
IN	PLMA, PLMB 7–2
NF – Noise error flag 6–17	POR – Power-on reset bit 3–9, 9–2
nonmaskable software interrupt 9–6	port registers
	PORTA, PORTB 4–4
	PORTC 4–4
lack	PORTD 4–5
U	PORTD – Port D data register 8–3
0054 Outset	ports
OCF1 – Output compare flag 2 5–6	A and B 4–2
OCF2 – Output compare flag 2 5–7	C 4–3
OCIE – Output compares interrupt enable 5–4	D 4-3
OLV1 – Output level 1 5–5	power-on reset 9–2
OLV2 – Output level 2 5–5	programmable timer
Options register	block diagram 5–2
SEC H-12	Pulse 5–11
options register	
EE1P H–12	pulse length modulation 5–11
EPP C-7	registers
PRPD C-8	PLMA, PLMB 5–11

pulse length modulation registers	LBCL 6-13
PLMA, PLMB 5–11	M 6–11
	R8 6–11
	T8 6–11
()	WAKE 6–11
	Serial communications control register 2
QFP 12–2	ILIE 6–14 RE 6–15
	RIE 6–14
_	RWU 6–15
R	SBK 6–15
• •	TCIE 6–14
R8 – Receive data bit 8 6–11	TE 6–14
RAM 3–1	TIE 6–14
RDI 6-6	Serial communications data register 6–10
RDRF – Receive data register full flag 6–16	Serial communications status register
RE – receiver enable 6–15	FE 6–17
receive data in 6–6	IDLE 6–16
receiver 6–3	NF 6–17
register outline 3–8	OR 6–17
registers 3–1	RDRF 6-16
RESET 9–3, E–5, F–5	TC 6-16
reset timing diagram 9–1 resets 9–1	TDRE 6-16
RIE – receiver interrupt enable 6–14	serial RAM loader 2-2, F-16, H-19
ROM 3–1	SFA - Slow or fast mode selection for PLMA 3-10, 7-3
RTIM – Reset time C–7, E–8, F–8	SFB – Slow or fast mode selection for PLMB 3–10, 7–3
RVU 13–2	single chip mode 2–1
RWAT – Watchdog after reset C–7, E–8, F–8	SLOW 2-9
RWU – receiver wake-up 6–15	SM – Slow mode 3–10, 7–3
Title Tooliver Wallo up to To	SM – slow mode selection bit 2–9
	start bit detection 6–6
S	STOP 2-6, 3-7, 5-12, 6-21, 7-4, 8-6, 9-4
S	
SBK – Send break 6–15	-
SCI	Т
block diagram 6-2	TO transmit data hit 0 C 11
receiver 6-3	T8 – transmit data bit 8 6–11
sampling technique 6-7	TC – Transmit complete flag 6–16
synchronous transmission 6-9	TCIE – Transmit complete interrupt enable 6–14 TDO 6–8
transmitter 6-3	TDRE – Transmit data register empty flag 6–16
two-wire system 6–1	TE – Transmitter enable 6–14
SCI interrupts 9–10	TIE – Transmit interrupt enable 6–14
SCI registers	Timer control register
BAUD 6–18	IEDG1 5–5
SCCR1 6-10	OCIE 5-4
SCCR2 6-14	OLV1 5–5
SCDR 6-10	OLV2 5-5
SCSR 6-16	TOIE 5-4
SCP1, SCP0 – Serial prescaler select bits 6–18	timer interrupts 9–10
SCR2, SCR1, SCR0 – SCI rate select bits 6–19	timer state diagrams 5–12
SCT2, SCT1, SCT0 – SCI rate select bits 6–18	Timer status register
SDIP 12–3	ICF1 5–6
SEC – Secure bit E–9, F–9, H–12 self-check mode A–5	ICF2 5-7
self-check ROM 3–2	OCF1 5-6
serial bootstrap E–16	OCF2 5-7
Serial communications control register 1 6–10	TOF 5–6
CPHA 6–12	TOF – Timer overflow status flag 5–6
CPOL 6–12	TOIE - Timer overflow interrupt enable 5-4
3. 3L 0 12	transmit data out 6-8

transmitter 6–3 TSR – Timer status register 5–6



verification media 13-2



```
WAIT 2-8, 3-7, 5-12, 6-21, 7-4, 8-6, 9-4
WAKE - Wake-up mode select 6-11
wake-up
address mark 6-6
idle line 6-6
receiver 6-5
WDOG - Watchdog enable/disable 3-10, 9-4
WWAT - Watchdog during WAIT mode C-7, E-8, F-8
```

THIS PAGE LEFT BLANK INTENTIONALLY

- Cut along this line to remove -

CUSTOMER FEEDBACK QUESTIONNAIRE (MC68HC05B6/D rev. 4)

Motorola wishes to continue to improve the quality of its documentation. We would welcome your feedback on the publication you have just received. Having used the document, please complete this card (or a photocopy of it, if you prefer).


1.	How would you rate	the quality of the	e document? Checl	k one box in each categor	y.	,
		Excellent	Poor		Excellent	Poor
	Organization Readability Understandability Accuracy Illustrations Comments:			Tables Table of contents Index Page size/binding Overall impression		
0	What is your intende	ad upa far this de	acumanto lé mara th	an an antion applies al	anne rank tham (1	2.2)
2.	Selection of device f			nan one option applies, plo Other Please	ease rank tnem (1, especify:	
	System design		ī	_		
	Training purposes		Ō			
3.	How well does this r	manual enable v	ou to perform the ta	ask(s) outlined in question	22	
0.		Completely	Not at all	Comments:	. 2:	
4.	How easy is it to find	لسا d the information	لياً لياً vou are looking for	r?		
	, , , , , , , , , , , , , , , , , , , ,	Easy	Difficult	Comments:		
5.	la the lavel of techni	and datail in the f	fallowing agotions o	ufficient to allow you to ur	adoratond how the	daviae functions?
Э.	is the level of technil	car detail in the i	ollowing sections s	•	Too little detail	Too much detail
	SECTION 1 INTRO	DUCTION				
	SECTION 2 MODE		ON AND PIN DESC	CRIPTIONS		
	SECTION 3 MEMO					
	SECTION 4 INPUT					
	SECTION 5 PROG					
	SECTION 6 SERIA	L COMMUNICA	TIONS INTERFACE	<u> </u>		
	SECTION 7 PULSE	E LENGTH D/A (CONVERTERS			
	SECTION 8 ANALO	OG TO DIGITAL	CONVERTER			
	SECTION 9 RESET	TS AND INTERP	RUPTS		77	
	SECTION 10 CPU	CORE AND INS	TRUCTION SET		77	
	SECTION 11 ELEC	TRICAL SPECI	FICATIONS		7 7	7 7 7 7 T
	SECTION 12 MECH	HANICAL DATA			T T	777
	SECTION 13 ORDE	ERING INFORM	ATION		<u> </u>	<u> </u>
	SECTION 14 APPE	NDICES			<u> </u>	<u> </u>
	SECTION 15 HIGH	SPEED OPERA	ATION		ōō	ōōō
Cor	nments:					
6.	Have you found any	errors? If so, ple	ase comment:			
7.	From your point of vi	ew, is anything r	missing from the do	cument? If so, please say	what:	
	• •	, 0	-			·

First fold back along this line

- Cut along this line to remove -

8.	How could we improve this document?	· L		
9.	How would you rate Motorola's documentation?			
	Excellent Poor	! !		
	- In general	1		
	- Against other semiconductor suppliers	 		
10.	Which semiconductor manufacturer provides the best technical documentation?	1		
11.	Which company (in any field) provides the best technical documentation?			
12.	How many years have you worked with microprocessors?	1		
	Less than 1 year 1–3 years	 		
	– Second fold back along this line –	! ! !		





REPONSE PAYEE GRANDE-BRETAGNE

Motorola Ltd., Colvilles Road, Kelvin Industrial Estate, EAST KILBRIDE, G75 8BR. GREAT BRITAIN.

F.A.O. Technical Publications Manager (re: MC68HC05B6/D rev. 4)

	MOTOROLA
\cup	Semiconductor Products Sector

		- Third fold back along this line -			
13.	Currently there is some discussion in the se form. If you have any opinion on this subje	emiconductor industry regarding a move towards providing data sheets in eleptronic ct, please comment.			
14.	We would be grateful if you would supply the following information (at your discretion), or attach your card.				
	Name:	Phone No:			
	Position:	FAX No:			
	Position:				
	Position: Department:				

Thank you for helping us improve our documentation, Graham Forbes, Technical Publications Manager, Motorola Ltd., Scotland.

2	MODES OF OPERATION AND PIN DESCRIPTIONS
3	MEMORY AND REGISTERS
4	INPUT/OUTPUT PORTS
5	PROGRAMMABLE TIMER
6	SERIAL COMMUNICATIONS INTERFACE
7	PULSE LENGTH D/A CONVERTERS
8	ANALOG TO DIGITAL CONVERTER
9	RESETS AND INTERRUPTS
10	CPU CORE AND INSTRUCTION SET
11	ELECTRICAL SPECIFICATIONS
12	MECHANICAL DATA
13	ORDERING INFORMATION
14	APPENDICES
15	HIGH SPEED OPERATION

INTRODUCTION

- 1 INTRODUCTION
- 2 MODES OF OPERATION AND PIN DESCRIPTIONS
- **3** MEMORY AND REGISTERS
- 4. INPUT/OUTPUT PORTS
- **5** PROGRAMMABLE TIMER
- **6** SERIAL COMMUNICATIONS INTERFACE
- 7 PULSE LENGTH D/A CONVERTERS
- **ANALOG TO DIGITAL CONVERTER**
- **9** RESETS AND INTERRUPTS
- 10 CPU CORE AND INSTRUCTION SET
- 1 1 ELECTRICAL SPECIFICATIONS
- 12 MECHANICAL DATA
- ORDERING INFORMATION
- 4 APPENDICES
- 15 HIGH SPEED OPERATION

How to reach us:

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609

INTERNET: http://Design-NET.com

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,

3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road,

Tai Po, N.T., Hong Kong. 852-26629298

