




U74HC2G32

CMOS IC

2-INPUT OR GATE

■ DESCRIPTION

The U74HC2G32 is a 2-input OR gate which provides the Function Y=A+B.



MSOP-8


■ FEATURES

- * Operation Voltage Range: 2.0~6.0V
- * Low Power Dissipation: $I_{CC}=10\mu A$ (Max)
- * High Speed: $t_{PD}=9ns(V_{CC}=4.5V, C_L=50pF)$
- * Specified from -40 to +85 and -40 to +125


*Pb-free plating product number:
U74HC2G32L

■ ORDERING INFORMATION


Order Number		Package	Packing
Normal	Lead Free Plating		
U74HC2G32-SM1-R	U74HC2G32L-SM1-R	MSOP-8	Tape Reel
U74HC2G32-SM1-T	U74HC2G32L-SM1-T	MSOP-8	Tube

<p>U74HC2G32L-SM1-R</p>  <p>(1)Packing Type (2)Package Type (3)Lead Plating</p>	<p>(1) R: Tape Reel, T: Tube (2) SM1: MSOP-8 (3) L: Lead Free Plating, Blank: Pb/Sn</p>
--	---

■ MARKING



■ PIN CONFIGURATION



■ FUNCTION TABLE (each gate)

INPUT		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	H

■ LOGIC DIAGRAM (positive logic)



■ ABSOLUTE MAXIMUM RATING (unless otherwise specified)(Note 1)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V _{CC}	-0.5~7	V
Input Voltage	V _{IN}	-0.5~7	V
Output Voltage	V _{OUT}	-0.5~V _{CC} +0.5	V
Input Clamp Current	I _{IK}	±20	mA
Output Clamp Current	I _{OK}	±20	mA
Output Current	I _{OUT}	25	mA
V _{CC} or GND Current	I _{CC}	50	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{STG}	-65 ~ +150	

Note 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V _{CC}		2.0	5.0	6.0	V
Input Voltage	V _{IN}		0		V _{CC}	V
Output Voltage	V _{OUT}		0		V _{CC}	V
Input Transition Rise or Fall Times	t _R , t _F	V _{CC} =2.0V			1000	ns
		V _{CC} =4.5V		6	500	
		V _{CC} =6V			400	
Operating Temperature	T _A		-40	25	125	

■ STATIC CHARACTERISTICS


PARAMETER	SYMBOL	TEST CONDITIONS	T _A =25			-40~85		-40~125		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
High-Level Input Voltage	V _{IH}	V _{CC} =2.0V	1.5	1.2		1.5		1.5		V
		V _{CC} =4.5V	3.15	2.4		3.15		3.15		
		V _{CC} =6.0V	4.2	3.2		4.2		4.2		
Low-Level Input Voltage	V _{IL}	V _{CC} =2.0V		0.8	0.5		0.5		0.5	V
		V _{CC} =4.5V		2.1	1.35		1.35		1.35	
		V _{CC} =6.0V		2.8	1.8		1.8		1.8	
High-Level Output Voltage	V _{OH}	V _{CC} =2.0V, I _{OH} =-20μA	1.9	2.0		1.9		1.9		V
		V _{CC} =4.5V, I _{OH} =-20μA	4.4	4.5		4.4		4.4		
		V _{CC} =6.0V, I _{OH} =-20μA	5.9	6.0		5.9		5.9		
		V _{CC} =4.5V, I _{OH} =-4mA	4.18	4.32		4.13		3.7		
		V _{CC} =6.0V, I _{OH} =-5.2mA	5.68	5.81		5.63		5.2		
Low-Level Output Voltage	V _{OL}	V _{CC} =2.0V, I _{OL} =20μA		0	0.1		0.1		0.1	V
		V _{CC} =4.5V, I _{OL} =20μA		0	0.1		0.1		0.1	
		V _{CC} =6.0V, I _{OL} =20μA		0	0.1		0.1		0.1	
		V _{CC} =4.5V, I _{OH} =4mA		0.15	0.26		0.33		0.4	
		V _{CC} =6.0V, I _{OH} =5.2mA		0.16	0.26		0.33		0.4	
Input Leakage Current	I _{I(LEAK)}	V _{CC} =6.0V, V _{IN} =V _{CC} or GND			±0.1		±1		±1	μA
Quiescent Supply Current	I _Q	V _{CC} =6.0V, V _{IN} =V _{CC} or GND, I _{OUT} =0			1		10		20	μA
Input Capacitance	C _{IN}	V _{CC} =5.0V, V _{IN} =V _{CC} or GND		1.5						pF

■ DYNAMIC CHARACTERISTICS (Input: $t_R, t_F \leq 6\text{ns}$; PRR $\leq 1\text{MHz}$)

See Fig-1 and Fig-2 for test circuit and waveforms.

PARAMETER	SYMBOL	TEST CONDITIONS	TA=25			-40~85		-40~125		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Propagation Delay From Input (A and B) to Output(Y)	t_{PHL} / t_{PLH}	V _{CC} = 2.0, C _L = 50pF		24	75		95		110	ns
		V _{CC} = 4.5, C _L = 50pF		9	15		19		22	
		V _{CC} = 6.0, C _L = 50pF		7	13		16		20	
Output Transition Time	t_{THL} / t_{TLH}	V _{CC} = 2.0, C _L = 50pF		18	75		95		125	ns
		V _{CC} = 4.5, C _L = 50pF		6	15		19		25	
		V _{CC} = 6.0, C _L = 50pF		5	13		16		20	
Operating Characteristics										
PARAMETER	SYMBOL	TEST CONDITIONS						TYP	UNIT	
Power Dissipation Capacitance	Cpd	No load, f=1MHz, V _{CC} =5						10	pF	

■ TEST CIRCUIT AND WAVEFORMS



Note: C_L includes probe and jig capacitance.

Fig.1 Load circuitry for switching times.




Fig. 2 Propagation delay from input(A and B) to output(Y) and Output transition time.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.