# 2.5V 1:5 Dual Differential LVDS Compatible Clock Driver

The MC100EP210S is a low skew 1-to-5 dual differential driver, designed with LVDS clock distribution in mind. The LVDS or LVPECL input signals are differential and the signal is fanned out to five identical differential LVDS outputs.

The EP210S specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

Two internal 50  $\Omega$  resistors are provided across the inputs. For LVDS inputs, VTA and VTB pins should be unconnected. For LVPECL inputs, VTA and VTB pins should be connected to the V<sub>TT</sub> (V<sub>CC</sub>-2.0 V) supply.

Designers can take advantage of the EP210S performance to distribute low skew LVDS clocks across the backplane or the board.

Special considerations are required for differential inputs under No Signal conditions to prevent instability.


- 20 ps Typical Output-to-Output Skew
- 85 ps Typical Device–to–Device Skew
- 550 ps Typical Propagation Delay
- The 100 Series Contains Temperature Compensation
- Maximum Frequency > 1 GHz Typical
- Operating Range:  $V_{CC} = 2.375 \text{ V}$  to 2.625 V with  $V_{EE} = 0 \text{ V}$
- Internal 50 Ω Input Termination Resistors
- LVDS Input/Output Compatible



http://onsemi.com

MARKING DIAGRAM\*





A = Assembly Location

WL = Wafer Lot


YY = Year

WW = Work Week

\*For additional information, refer to Application Note AND8002/D

#### ORDERING INFORMATION

Device	Package	Shipping			
MC100EP210SFA	LQFP-32	250 Units/Tray			
MC100EP210SFAR2	LQFP-32	2000 Tape & Reel			



#### **PIN DESCRIPTION**

PIN	FUNCTION			
CLKn, CLKn	LVDS, LVPECL CLK Inputs			
Qn0:4, Qn0:4	LVDS Outputs			
VTA	50 Ω Termination Resistors			
VTB	50 Ω Termination Resistors			
V <sub>CC</sub>	Positive Supply			
V <sub>EE</sub>	Ground			

Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 32-Lead LQFP Pinout (Top View)




Figure 2. Logic Diagram

#### **ATTRIBUTES**

Characteri	Value					
Internal Input Pulldown Resistor	ernal Input Pulldown Resistor					
Internal Input Pullup Resistor		N/A				
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2 kV > 100 V > 2 kV				
Moisture Sensitivity (Note 1)		Level 2				
Flammability Rating Oxygen Index		UL-94 code V-0 A 1/8" 28 to 34				
Transistor Count	ransistor Count					
Meets or exceeds JEDEC Spec EIA						

<sup>1.</sup> For additional information, refer to Application Note AND8003/D.

#### MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
$V_{CC}$	Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	Power Supply (GND)	V <sub>CC</sub> = 2.5 V		-6	V
V <sub>I</sub>	LVDS, LVPECL Input Voltage	V <sub>EE</sub> = 0 V	V <sub>I</sub> ≤ V <sub>CC</sub>	6	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
TA	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	32 LQFP 32 LQFP	80 55	°C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	std bd	32 LQFP	12 to 17	°C/W
T <sub>sol</sub>	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

<sup>2.</sup> Maximum Ratings are those values beyond which device damage may occur.

### **DC CHARACTERISTICS** $V_{CC} = 2.5 \text{ V}, V_{EE} = 0 \text{ V} \text{ (Note 3)}$

			–40°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		150	200		150	200		150	200	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 4)	1250	1400	1550	1250	1400	1550	1250	1400	1550	mV
V <sub>OL</sub>	Output LOW Voltage (Note 4)	800	950	1100	800	950	1100	800	950	1100	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 5)	1.2		2.5	1.2		2.5	1.2		2.5	V
R <sub>T</sub>	Internal Termination Resistor	43		57	43	50	57	43		57	Ω
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

100EP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 3. Input and output parameters vary 1:1 with V<sub>CC</sub>. 4. All loading with 100  $\Omega$  across LVDS differential outputs.
- $5. \ \ V_{IHCMR} \ \text{min varies 1:1 with } V_{EE}, V_{IHCMR} \ \text{max varies 1:1 with } V_{CC}. \ \text{The } V_{IHCMR} \ \text{range is referenced to the most positive side of the differential}$ input signal.

#### AC CHARACTERISTICS $V_{CC} = 2.375$ to 2.625 V, $V_{EE} = 0$ V (Note 6)

		-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>maxLVDS/</sub> LVPECL	Maximum Frequency (See Figure 3. F <sub>max</sub> /JITTER)		> 1			> 1			> 1		GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay	425	525	625	450	550	650	475	575	675	ps
t <sub>skew</sub>	Within–Device Skew (Note 7) Device–to–Device Skew (Note 8) Duty Cycle Skew (Note 9)		20 85 80	25 160 100		20 85 80	25 160 100		20 85 80	35 160 100	ps
t <sub>JITTER</sub>	Cycle–to–Cycle Jitter (See Figure 3. F <sub>max</sub> /JITTER)		.2	< 1		.2	< 1		.2	< 1	ps
V <sub>PP</sub>	Minimum Input Swing	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20%–80%)	50	130	200	75	150	225	80	160	230	ps

- 6. Measured with 400 mV source, 50% duty cycle clock source. All loading with 100  $\Omega$  across differential outputs.
- 7. Skew is measured between outputs under identical transitions of similar paths through a device.
- 8. Device–to–Device skew for identical transitions at identical  $V_{CC}$  levels.
- 9. Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output.




Figure 3. F<sub>max</sub>/Jitter






Figure 4. Typical Termination for Output Driver and Device Evaluation


#### **PACKAGE DIMENSIONS**


#### **LQFP FA SUFFIX**

32-LEAD PLASTIC PACKAGE CASE 873A-02 **ISSUE A** 










**SECTION AE-AE** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
  - Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD

- LEAD AND IS COINCIDENT WITH THE LEAD
  WHERE THE LEAD EXITS THE PLASTIC BODY AT
  THE BOTTOM OF THE PARTING LINE.
  DATUMS -T-, -U-, AND -Z- TO BE DETERMINED
  AT DATUM PLANE -AB-.
  DIMENSIONS S AND V TO BE DETERMINED AT
  SEATING PLANE -AC-.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD
  PROTRUSION. ALLOWABLE PROTRUSION IS
  0.250 (0.010) PER SIDE. DIMENSIONS A AND B
  DO INCLUDE MOLD MISMATCH AND ARE
  DETERMINED AT DATUM PLANE -AB-.
  DIMENSION D DOES NOT INCLUDE DAMBAR
- DITEMPT OF THE DAMBAR PROTRUSION DESCRIPTION OF THE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.520 (0.020).
- 8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.0003). 9. EXACT SHAPE OF EACH CORNER MAY VARY
- FROM DEPICTION.

	MILLIN	IETERS	INC	HES			
DIM	MIN	MAX	MIN	MAX			
Α	7.000	BSC	0.276 BSC				
A1	3.500	BSC	0.138 BSC				
В	7.000	BSC	0.276	BSC			
B1	3.500	BSC	0.138	BSC			
С	1.400	1.600	0.055	0.063			
D	0.300	0.450	0.012	0.018			
E	1.350	1.450	0.053	0.057			
F	0.300	0.400	0.012	0.016			
G	0.800	BSC	0.031	BSC			
Н	0.050	0.150	0.002	0.006			
J	0.090	0.200	0.004	0.008			
K	0.500 0.700		0.020	0.028			
M	12°	REF	12° REF				
N	0.090	0.160	0.004	0.006			
P	0.400	BSC	0.016 BSC				
Q	1°	5°	1°	5°			
R	0.150	0.250	0.006	0.010			
S	9.000	BSC	0.354 BSC				
S1	4.500 BSC		0.177 BSC				
V	9.000 BSC		0.354 BSC				
V1	4.500	BSC	0.177 BSC				
W	0.200	REF	0.008 REF				
X	1.000	REF	0.039 REF				

# **Notes**



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.