ZL38070



256 Channel Voice Echo Canceller

Data Sheet

January 2006

Features

- ZL38070 has eight Echo Voice Processors in a single BGA package. This single device provides 256 channels of 64 msec echo cancellation or 128 channels at 128 msec echo cancellation
- Each Echo Voice Processor has the capability of cancelling echo over 32 channels
- Each Echo Voice Processor (EVP) shares the address bus and data bus with each other
- Fully compliant to ITU-T G.165, G.168 (2000) and (2002) specifications
- Passed all AT&T voice quality tests for carrier grade echo canceller
- Sub 50 ms initial convergence times under many typical network conditions
- · Unparalleled in-system tunability
- The ZL38070 provides more than 58% board space savings when compared with eight individually packaged Echo Voice Processor devices
- Each EVP has a Patented Advanced Non-Linear Processor with high quality subjective performance
- Each EVP has protection against narrow band signal divergence and instability in high echo environments

Ordering Information

ZL38070GBG 535 Ball BGA Trays, Bake & Drypack ZL38070GBG2 535 Ball BGA** Trays, Bake & Drypack **Pb Free Tin/Silver/Copper

-40°C to +85°C

- Each EVP can be programmed independently in any mode e.g., Back-to-Back or Extended Delay to provide capability of cancelling different echo tails
- Each EVP has +9 to -12 dB level adjusters at all signal ports (Rin, Sin, Sout and Rout)
- Parallel controller interface compatible with Motorola microcontrollers

Applications

- · Voice over IP network gateways
- Voice over ATM, Frame Relay
- T1/E1/J1 multichannel echo cancellation
- · Wireless base stations
- Echo Canceller pools
- DCME, satellite and multiplexer system




Figure 1 - ZL38070 Device Overview

Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2004-2006, Zarlink Semiconductor Inc. All Rights Reserved.

1

Description

The ZL38070 Voice Echo Canceller implements a cost effective solution for telephony voice-band echo cancellation conforming to ITU-T G.168 requirements. The ZL38070 architecture contains 128 groups of two echo cancellers (ECA and ECB) which can be configured to provide two channels of 64 milliseconds or one channel of 128 milliseconds echo cancellation. This provides 256 channels of 64 milliseconds to 128 channels of 128 milliseconds echo cancellation or any combination of the two configurations. The ZL38070 supports ITU-T G.165 and G.164 tone disable requirements.




Figure 2 - Single Echo Voice Processor (EVP) Overview

Table of Contents

1.0 Single Echo Voice Processor (EVP) Description12	
1.1 Adaptive Filter	
1.2 Double-Talk Detector	
1.3 Path Change Detector	
1.4 Non-Linear Processor (NLP)	
1.5 Disable Tone Detector	
1.6 Instability Detector	
1.7 Narrow Band Signal Detector (NBSD)	
1.8 Offset Null Filter	
1.9 Adjustable Level Pads	
2.0 EVP Configuration	
2.1 Normal Configuration	
2.2 Back-to-Back Configuration	
2.3 Extended Delay Configuration	9
3.0 Echo Canceller Functional States1	9
3.1 Mute	9
3.2 Bypass	0
3.3 Disable Adaptation	
3.4 Enable Adaptation	0
4.0 Echo Voice Processor (EVP) Throughput Delay	0
5.0 Serial PCM I/O channels	0
5.1 Serial Data Interface Timing	
6.0 Memory Mapped Control and Status registers	1
6.1 Normal Configuration.	
6.2 Extended Delay Configuration	2
6.3 Back-to-Back Configuration	2
6.4 Power Up Sequence	5
6.5 Power Management	6
6.6 Call Initialization	6
6.7 Interrupts	6
7.0 JTAG Support	7
7.1 Test Access Port (TAP)	7
7.2 Instruction Register	7
7.3 Test Data Registers	7
8.0 EVP Register Description	8

List of Figures

Figure 1 - ZL38070 Device Overview	. 1
Figure 2 - Single Echo Voice Processor (EVP) Overview	. 2
Figure 3 - 535 Ball BGA Ball Grid Array.	. 7
Figure 4 - Functional Block Diagram of an Echo Canceller	13
Figure 5 - Sample G.168 Test 2A Convergence Result	14
Figure 6 - Disable Tone Detection	16
Figure 7 - Normal Device Configuration (64 ms)	18
Figure 9 - Extended Delay Configuration (128 ms)	19
Figure 10 - ST-BUS and GCI Interface Channel Assignment for 2 Mb/s Data Streams	21
Figure 11 - Memory Mapping	23
Figure 12 - Power Up Sequence Flow Diagram.	25
Figure 13 - The MU Profile	30
Figure 14 - ST-BUS Timing at 2.048 Mb/s	47
Figure 15 - GCI Interface Timing at 2.048 Mb/s	48
Figure 16 - Output Driver Enable (ODE)	48
Figure 17 - Master Clock	
Figure 18 - Motorola Non-Multiplexed Bus Timing.	49

List of Tables

Table 1 - Quiet PCM Code Assignment	19
Table 2 - Memory Page Selection	21
Table 3 - Group and Channel Allocation	22
Table 4 - Memory Mapping of Per Channel Control and Status Registers	24

Features of Echo Voice Processor (EVP)

- Independent multiple channels of echo cancellation; from 32 channels of 64 ms to 16 channels of 128 ms with the ability to mix channels at 128 ms or 64 ms in any combination
- Fully compliant to ITU-T G.165, G.168 (2000) and (2002) specifications
- Passed all AT&T voice quality tests for carrier grade echo canceller systems
- Unparalleled in-system tunability
- Sub 50 ms initial convergence times (G.168 Test 2A, Hybrid 5, 40 ms delay, ERL=24 dB, Lrin=0 dBm0)
- Fast reconvergence on echo path changes
- Patented Advanced Non-Linear Processor with high quality subjective performance
- Superior noise matching algorithm
- + PCM coding, $\,\mu/\text{A-Law}$ ITU-T G.711 or sign magnitude
- Per channel Fax/Modem G.164 2100 Hz or G.165 2100 Hz phase reversal Tone Disable
- Per channel echo canceller parameters control
- Transparent data transfer and mute
- Protection against narrow band signal divergence and instability in high echo environments
- +9 dB to -12 dB level adjusters (3 dB steps) at all signal ports
- Offset nulling of all PCM channels
- Independent Power Down mode for each group of 2 channels for power management
- Compatible to ST-BUS and GCI interface at 2 Mbps serial PCM
- 3.3 V pads and 1.8 V Logic core operation with 5 V tolerant inputs
- IEEE-1149.1 (JTAG) Test Access Port

ZL38070

Data Sheet

٦.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
<u>'</u>		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•																					•	•	•	•	•
	•	•	•	•	•																					•	•	•	ullet	•
	ullet	•	•	•	•								Ζ	L3	80	70	GE	3								•	•	•	ullet	•
	ullet	•	•	•	•						_	_										_				•	ullet	•	ullet	•
	•	•	•	•	•						B	G/	A E	3A	LL	G	RI	D	AF	R	AY					•	•	•	ullet	•
	•	•	•	•	•																					•	•	•	•	•
	ullet	•	•	•	•																					•	ullet	ullet	ullet	•
	ullet	•	ullet	ullet	•								•	ullet	•	ullet	ullet	•								•	ullet	ullet	ullet	•
	ullet	•	•	ullet	ullet								•	ullet	•	ullet	ullet	ullet								•	ullet	ullet	ullet	•
	ullet	•	•	•	•								•	•	•	ullet	ullet	•								•	ullet	•	ullet	•
Ī	•	٠	•	•	•								•	•	•	•	•	•								•	•	•	٠	•
	ullet	•	•	•	•								•	•	ullet	ullet	•	•								•	ullet	•	ullet	•
	•	•	•	•	•								•	•	•	ullet	ullet	•								•	ullet	•	ullet	•
	•	•	•	•	•																					•	•	•	•	•
	•	•	•	•	•																					•	•	•	•	•
A	•	•	•	•	•																					•	•	•	•	•
в	•	•	•	•	•																					•	•	•	•	•
C	•	•	•	•	•																					•	•	•	•	•
D	•	•	•	•	•																					•	•	•	•	•
Е	•	•	•	•	•																					•	•	•	•	•
F	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
G	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
н	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
J	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
ĸ	ullet	•	•	•	•	•	•	•	•	•	•	•	•	•	•	ullet	•	•	•	•	•	•	•	•	•	•	•	•	ullet	•

Figure 3 - 535 Ball BGA Ball Grid Array

Pin Description

Signal Name	Signal Type	BGA Ball #	Signal Description
V _{DD1} = 3.3V (V _{DD_IO})	Power	AC5,AC26,AC27,AD26,AD5,AE5,AF12,AF13,AF1 4,AF17,AF18,AF19,AF24,AF6,AF7,AF8,AG24,AH 24,E13,E14,E17,E18,E19,E23,E24,E25,E6,E7,E8, F5,G26,G27,G5,H26,H5,M26,M5,N26,N5,P26,P27 , P4,P5,U26,U27,U4,U5,V26,V5,W26,W5	Positive Power Supply. Nominally 3.3 volt (I/O voltage).
V _{DD2} = 1.8V (V _{DD_Core})	Power	AF20,AG10,AG21,AG22,AH10,AH11,AH22,AJ15,	Positive Power Supply. Nominally 1.8 volt (Core voltage).
VSS	Power	A29,A30,AF5,AG15,AG16,AG26,AG27,AG4, AH15,AH16,AH21,AH28,AH3,AJ2,AJ21,AJ29, AK1,AK30,B1,B15,B16,B2,B29,C15,C16,C28,C3, D15,D16,D27,D4,E26,E5,N13,N14,N15,N16,N17, N18,P13,P14,P15,P16,P17,P18,R13,R14,R15, R16,R17,R18,R2,R27,R28,R29,R3,R4,T13,T14, T15,T16,T17,T18,T2,T27,T28,T29,T3,T4,U13,U14, U15, U16,U17,U18,V13,V14,V15,V16, V17,V18	Ground
		TEST PINS	
TE1, TE2, TE3, TE4, TE5, TE6, TE7, TE8	Test Mode Pins	M4,AK26,M3,AJ4,AK4,AK25,K30,N28	Internal Connection. Connected to VSS for normal operation.
OUTPUT TEST PINS	Test pins	D8,P28,C12,AK10,AH12,AD29,H28,J29,AC28, D12,P29,E9,AJ11,AK11,AD30,G28,H29,AB27,A3, P2,A2,Y1,AA1,AJ17,C20,B21,AK17,B3,P1,D3, AA2,AB1,AK18,B22,D21,AJ18,C2,R1,E3,AB2, AB4,AH18,D19,A22,AK19,D2,T1,E4,AC1,AC2, AG18,A21,B20,AJ19,C1,U1,F4,AC4,AD1,AK20, C19,A20,AH19,F3,U2,E2,AC3,AD2,AK21,B19, A19,AG19,E10,P30,B12,AJ12,AG13,AC29,J30, G29,AC30,A11,N30,D11,AH13,AK12,AB29,H30, G30,AB30,A10,N27,B11,AJ13,AG14,AA27,F29, F30,AA29,A9,A14,B10,AG11,AG12,Y28,E29,E28, AA30,A8,A13,B9,AJ10,AF10,Y29,D29,E30,Y30, C8,B14,B8,AG9,AH9,W28,D26,D28,W29,C4, E12,C5,AA4,Y4,R30,A23,B23,T30,B4,P3,A4,Y2,W 1,AG17,D20,C21,AH17	No connection. These pins must be left open for normal operation.
INPUT TEST PINS	SC_EN, SC_FCLK, SC_IN, SC_M_MCLK, SC_RESET, SC_SET, SC_T_MCLK,	A27,D5,A25,A26,A24,B24,A28	Internal Connection. Connected to VSS for normal operation.

Pin Description (continued)

Signal	Signal	BGA Ball #	Signal
Name	Type		Description
THalt and TStep	Halt Step	C14, D14	Internal Connection. Connected to VSS for normal operation.

Signal Name	Signal Type	BGA Ball #	Signal Description						
User Signal Pins									
D0, D1, D2, D3, D4, D5, D6, D7	User Signals	AK7,AJ8,AK8, AJ27,AK29,AJ28, AH27, AJ30	Data Bus D0 to D7 (Bidirectional). These pins form the 8-bit bidirectional data bus of the microprocessor port. They are connected to all the EVP's.						
A0,A1,A2,A3,A4,A5, A6,A7, A8, A9, A10,A11,A12	User Signals	AG28,AH29, AH30,AG29,AF28, AG30,AE28,AF29, AE29,AF30,AD27, AE30,AD28	Address A0 to A12 (Input). These inputs provide the A12 - A0 address lines to the internal registers. They are connected to all the EVP's.						
<u>CS</u> 1, <u>CS</u> 2, <u>CS</u> 3, CS <u>4,</u> CS <u>5,</u> CS6, CS7, CS8	User Signals	R5,L28,T5,AF15, AF16,E16,T26, R26	Chip Select (Input). These active low inputs are used enable the microprocessor interface of each EVP.						
RESET1 RESET2, RESET3, RESET4, RESET5, RESET6, RESET7, RESET8	User Signals	M2,AH23,M1,AH5, AJ5,AJ23,N29,M30	EVP Reset (Schmitt Trigger Input). An active low resets the device and puts the Voice Processor into a low-power stand-by mode. When the RESET pin is returned to logic high and a clock is applied to the MCLK pin, the EVP will automatically execute initialization routines, which preset all the Control and Status Registers to their default power-up values. Each reset pin controls a single processor. A user can connect all of them together if required.						
Rin1,Rin2,Rin3, Rin4,Rin5,Rin6, Rin7,Rin8	User Signals	C6,V27,B5,AG5, AH6,U28,B27,B28	Receive PCM Signal Inputs (Input). Port 1 TDM data input streams. Each Rin pin receives serial TDM data streams at 2.048 Mb/s with 32 channels per stream.						
Sin1,Sin2,Sin3,Sin4, Sin5,Sin6,Sin7,Sin8	User Signals	C7,U30,B6,AG7, AG6,U29,B30,C27	Send PCM Signal Inputs (Input). Port 2 TDM data input streams. Each Sin pin receives serial TDM data streams at 2.048 Mb/s with 32 channels per stream.						
Rout1,Rout2,Rout3, Rout4,Rout5,Rout6, Rout7,Rout8,	User Signals	A5,V30,A6,AH7, AG8,V28,C26,C30	Receive PCM Signal Outputs (Output). Port 2 TDM data output streams. Each Rout pin outputs serial TDM data streams at 2.048 Mb/s with 32 channels per stream.						
Sout1,Sout2,Sout3, Sout4,Sout5,Sout6, Sout7,Sout8	User Signals	B7,W27,A7,AH8, AF9,W30,C29,D30	Send PCM Signal Outputs (Output). Port 1 TDM data output streams. Each Sout pin outputs serial TDM data streams at 2.048 Mb/s with 32 channels per stream.						

Signal Name	Signal Type	BGA Ball #	Signal Description
DS	User Signal	K29	Data Strobe (Input). This active low input works in conjunction with CS to enable the read and write operations. This signal is connected to all processors.
R/W	User Signal	M29	Read/Write (Input). This input controls the direction of the data bus lines (D7-D0) during a microprocessor access. This signal is connected to all processors.
<u>DTA</u> 1, <u>DTA</u> 2, <u>DTA</u> 3, DT <u>A4, DTA5, D</u> TA6, DTA7, DTA8	User Signals	N2,AK28,N1,AK6, AJ7,AK27,M28, M27	Data Transfer Acknowledgment (Open Drain Output). These active low outputs indicate that a data bus transfer is completed. A pull-up resistor (1 K typical) is required at these outputs.
ODE	User Signal	V29	Output Drive Enable (Input). This input pin is logically AND'd with the ODE bit-6 of the Main Control Register. When both ODE bit and ODE input pin are high, the Rout and Sout ST-BUS outputs are enabled. When the ODE bit is low or the ODE input pin is low, the Rout and Sout ST-BUS outputs are high impedance. This signal is connected to all processors.
F0i	User Signal	B26	Frame Pulse (Input). This input accepts and automatically identifies frame synchronization signals formatted according to ST-BUS or GCI interface specifications. This signal is connected to all processors.
C4i	User Signal	B25	Serial Clock (Input). 4.096 MHz serial clock for shifting data in/out on the serial streams (Rin, Sin, Rout, Sout).This signal is connected to all processors.
Fsel	User Signal	A15	Frequency select (Input). This input selects the Master Clock frequency operation. When Fsel pin is low, nominal 20 MHz Master Clock input must be applied. When Fsel pin is high, nominal 10 MHz Master Clock input must be applied. This signal is connected to all processors.
MCLK	User Signal	A16	Master Clock (Input). Nominal 10 MHz or 20 MHz Master Clock input. May be connected to an asynchronous (relative to frame signal) clock source.This signal is connected to all processors.
IRQ1, IRQ2, IRQ3, IRQ <u>4, IRQ5, I</u> RQ6, IRQ7, IRQ8	User Signals	N4,AJ26,N3,AK5, AJ6,AG23,L30,L29	Interrupt Request (Open Drain Output). These outputs go low when an interrupt occurs in any channel. Each IRQ returns high when all the interrupts have been read from the Interrupt FIFO Register of respective EVP. A pull-up resistor (1 K typical) is required at these outputs.
Extra Device Pins	-	W3,E15,V4,AK16, AK15,AK14,D13, C13,V3,A12,B13, AK13,AH14,U3,V2, AJ14	No connection. The ball pins must be left open for normal operation.

Signal Name	Signal Type	BGA Ball #	Signal Description							
	JTAG Signal Pins									
TMS	JTAG Signal	К2	Test Mode Select (3.3 V Input). JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up when not driven. This signal is connected to all processors. See DC Electrical Characteristics, Note 1 on page 45.							
тск	JTAG Signal	D6	Test Clock (3.3 V Input). Provides the clock to the JTAG test logic. This signal is connected to all processors.							
TRST	JTAG Signal	D7	Test Reset (3.3 V Input). Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on power-up or held low, to ensure that all the EVP's are in the normal functional mode. This pin is pulled by an internal pull-down when not driven. This signal is connected to all EVP's. See DC Electrical Characteristics, Note 1 on page 45.							
TDI1,TDI2,TDI3,TDI4, TDI5,TDI6,TDI7,TDI8	JTAG Signals	K1,AK23,L2,AK2, AJ3,AH20,F27,H27	Test Serial Data In (3.3 V Input). JTAG serial test instructions and data are shifted in on these pins. These pins are pulled high by an internal pull-up when not driven.							
TDO1,TDO2,TDO3, TDO4,TDO5,TDO6 TDO7,TDO8	JTAG Signals	L1,AJ22,L4,AH4, AK3,AK24,J28,K28	Test Serial Data Out (Output). JTAG serial data is outputted on these pins on the falling edge of TCK. These pins are held in high impedance state when JTAG scan is not enabled.							
		PLL Signa	al Pins							
PLLV _{DD2} = 1.8V	PLL Power	H3,V1,H4,AE3, AG2,AE26,D22, C24, AE27	PLL Power Supply. Must be connected to PLLV _{DD2} = 1.8 V.							
PLLV _{SS1} PLLV _{SS2}	PLL Power	J3,W2,H2,AF4, AF3,AF27,D24, C25,AF26,H1,W4, J2, AH1,AG3,AF22, D25,E27,AF21	PLL Ground. Must be connected to VSS.							
T1M1, T1M2, T1M3, T1M4, T1M5, T1M6, T1M7, T1M8	PLL Test Signals	D1,AH26,E1,AE1, AD4,AK22,D18, C18	Internal Connection. Connected to VSS for normal operation.							
T2M1, T2M2, T2M3, T2M4, T2M5, T2M6, T2M7, T2M8	PLL Test Signals	F2,AG25,G3,AF1, AD3,AF25,B18,A18	Internal Connection. Connected to VSS for normal operation.							
SG1, SG2, SG3, SG4, SG5, SG6, SG7, SG8	PLL Test Signals	G4,AJ25,F1,AE2, AG1, AH25,B17,C17	Internal Connection. Connected to VSS for normal operation.							

Signal Name	Signal Type	BGA Ball #	Signal Description
DT1, DT2, DT3, DT4, DT5, DT6, DT7, DT8	PLL Test Signals		No connection. These pins must be left open for normal operation.
AT1, AT2, AT3, AT4, AT5, AT6, AT7, AT8	PLL Test Signals		No connection. These pins must be left open for normal operation.

1.0 Single Echo Voice Processor (EVP) Description

The following description applies to a single EVP (Echo Voice Processor). Note that the ZL38070 contains eight EVP's. Each single Echo Voice Processor (EVP) contains 32 echo cancellers divided into 16 groups. Each group has two echo cancellers, Echo Canceller A (ECA) and Echo Canceller B (ECB). Each group can be configured in Normal, Extended Delay or Back-to-Back configurations. In **Normal configuration**, a group of echo cancellers provides two channels of 64 ms echo cancellers achieves 128 ms of echo cancellation by cascading the two echo cancellers (A & B). In **Back-to-Back** configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single channel, providing full-duplex 64 ms echo cancellation.

Each Echo Voice Processor contains the following main elements (see Figure 4).

- · Adaptive Filter for estimating the echo channel
- Subtractor for cancelling the echo
- Double-Talk detector for disabling the filter adaptation during periods of double-talk
- Path Change detector for fast reconvergence on major echo path changes
- · Instability Detector to combat instability in very low ERL environments
- Patented Advanced Non-Linear Processor for suppression of residual echo, with comfort noise injection
- · Disable Tone Detectors for detecting valid disable tones at send and receive path inputs
- · Narrow-Band Detector for preventing Adaptive Filter divergence from narrow-band signals
- · Offset Null filters for removing the DC component in PCM channels
- +9 to -12 dB level adjusters at all signal ports
- PCM encoder/decoder compatible with μ/A-Law ITU-T G.711 or Sign-Magnitude coding
- Each echo canceller in the EVP has four functional states: Mute, Bypass, Disable Adaptation and Enable Adaptation. These are explained in section 3.0, "Echo Canceller Functional States" on page 19.




Figure 4 - Functional Block Diagram of an Echo Canceller

1.1 Adaptive Filter

The adaptive filter adapts to the echo path and generates an estimate of the echo signal. This echo estimate is then subtracted from Sin. For each group of echo cancellers, the Adaptive Filter is a 1024 tap FIR adaptive filter which is divided into two sections. Each section contains 512 taps providing 64 ms of echo estimation. In **Normal configuration**, the first section is dedicated to channel A and the second section to channel B. In **Extended Delay configuration**, both sections are cascaded to provide 128 ms of echo estimation in channel A. In **Back-to-Back configuration**, the first section is used in the receive direction and the second section is used in the transmit direction for the same channel.

The ZL38070 offers industry leading convergence speeds, both in initial convergence and reconvergence. A sample test result from G.168-2002 Test 2A can be seen in Figure 5. This test result demonstrates one of the many conditions where the Zarlink device offer sub 50 ms initial convergence times (G.168 Test 2A, Hybrid 5, 40 ms delay, ERL=24 dB, Lrin=0 dBm0). Full G.168 test results across all hybrids and test conditions are available upon request.




Figure 5 - Sample G.168 Test 2A Convergence Result

1.2 Double-Talk Detector

Double-Talk is defined as those periods of time when signal energy is present in both directions simultaneously. When this happens, it is necessary to disable the filter adaptation to prevent divergence of the Adaptive Filter coefficients. Note that when double-talk is detected, the adaptation process is halted but the echo canceller continues to cancel echo using the previous converged echo profile. A double-talk condition exists whenever the relative signal levels of Rin (Lrin) and Sin (Lsin) meet the following condition:

$Lsin > Lrin + 20log_{10}(DTDT)$

where DTDT is the Double-Talk Detection Threshold. Lsin and Lrin are signal levels expressed in dBm0.

A different method is used when it is uncertain whether Sin consists of a low level double-talk signal or an echo return. During these periods, the adaptation process is slowed down but it is not halted. The slow convergence speed is set using the Slow sub-register in Control Register 4. During slow convergence, the adaptation speed is reduced by a factor of 2^{Slow} relative to normal convergence for non-zero values of Slow. If Slow equals zero, adaptation is halted completely.

In the G.168 standard, the echo return loss is expected to be at least 6 dB. This implies that the Double-Talk Detector Threshold (DTDT) should be set to 0.5 (-6 dB). However, in order to achieve additional guardband, the DTDT is set internally to 0.5625 (-5 dB).

In some applications the return loss can be higher or lower than 6 dB. The EVP allows the user to change the detection threshold to suit each application's need. This threshold can be set by writing the desired threshold value into the DTDT register.

The DTDT register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$DTDT_{(hex)} = hex(DTDT_{(dec)} * 32768)$$

where $0 < DTDT_{(dec)} < 1$

Example:For DTDT = 0.5625 (-5 dB), the hexadecimal value becomes hex(0.5625 * 32768) = 4800_{hex}

1.3 Path Change Detector

Integrated into the EVP is a Path Change Detector. This permits fast reconvergence when a major change occurs in the echo channel. Subtle changes in the echo channel are also tracked automatically once convergence is achieved, but at a much slower speed.

The Path Change Detector is activated by setting the PathDet bit in Control Register 3 to "1". An optional path clearing feature can be enabled by setting the PathClr bit in Control Register 3 to "1". With path clearing turned on, the existing echo channel estimate will also be cleared (i.e., the adaptive filter will be filled with zeroes) upon detection of a major path change.

1.4 Non-Linear Processor (NLP)

After echo cancellation, there is always a small amount of residual echo which may still be audible. The EVP uses **Zarlink's patented Advanced NLP** to remove residual echo signals which have a level lower than the Adaptive Suppression Threshold (TSUP in G.168). This threshold depends upon the level of the Rin (Lrin) reference signal as well as the programmed value of the Non-Linear Processor Threshold register (NLPTHR). TSUP can be calculated by the following equation:

$$TSUP = Lrin + 20log_{10}(NLPTHR)$$

where NLPTHR is the Non-Linear Processor Threshold register value and Lrin is the relative power level expressed in dBm0. The NLPTHR register is 16 bits wide. The register value in hexadecimal can be calculated with the following equation:

$$NLPTHR_{(hex)} = hex(NLPTHR_{(dec)} * 32768)$$

where 0 < NLPTHR_(dec) < 1

When the level of residual error signal falls below TSUP, the NLP is activated further attenuating the residual signal. To prevent a perceived decrease in background noise due to the activation of the NLP, a spectrally-shaped comfort noise, equivalent in power level to the background noise, is injected. This keeps the perceived noise level constant. Consequently, the user does not hear the activation and de-activation of the NLP.

The NLP processor can be disabled by setting the NLPDis bit to "1" in Control Register 2.

The comfort noise injector can be disabled by setting the INJDis bit to "1" in Control Register 1. It should be noted that the NLPTHR is valid and the comfort noise injection is active only when the NLP is enabled.

The Advanced NLP uses an exponential noise ramping scheme to quickly and more accurately estimate the background noise level. The NLINC register is used to set the ramping speed. A lower value will give faster ramping. The Noise Scaling register can be used to adjust the relative volume of the comfort noise. Lowering this value will scale the injected noise level down, conversely, raising the value will scale the comfort noise up.

IMPORTANT NOTE: The Noise Scaling register has been pre-programmed with G.168 compliant values. Changing this value may result in undesirable comfort noise performance and G.168 test failures.

The Advanced NLP also contains safeguards to prevent double-talk and uncancelled echo from being mistaken for background noise. These features can be disabled by setting the NLRun1 bit in Control Register 3 to "0".

1.5 Disable Tone Detector

The G.165 recommendation defines the disable tone as having the following characteristics: 2100 Hz (\pm 21 Hz) sine wave, a power level between -6 to -31 dBm0, and a phase reversal of 180 degrees (\pm 25 degrees) every 450 ms (\pm 25 ms). If the disable tone is present for a minimum of one second with at least one phase reversal, the Tone Detector will trigger.

The G.164 recommendation defines the disable tone as a 2100 Hz (\pm 21 Hz) sine wave with a power level between 0 to -31 dBm0. If the disable tone is present for a minimum of 400 ms, with or without phase reversal, the Tone Detector will trigger.

Each EVP has two Tone Detectors per channels (for a total of 64) in order to monitor the occurrence of a valid disable tone on both Rin and Sin. Upon detection of a disable tone, TD bit of the Status Register will indicate logic high and an interrupt is generated (i.e., IRQ pin low). Refer to Figure 6 and to the **Interrupts** section.




Figure 6 - Disable Tone Detection

Once a Tone Detector has been triggered, there is no longer a need for a valid disable tone (G.164 or G.165) to maintain Tone Detector status (i.e., TD bit high). The Tone Detector status will only release (i.e., TD bit low) if the signals Rin and Sin fall below -30 dBm0, in the frequency range of 390 Hz to 700 Hz, and below -34 dBm0, in the frequency range of 700 Hz to 3400 Hz, for at least 400 ms. Whenever a Tone Detector releases, an interrupt is generated (i.e., IRQ pin low).

The selection between G.165 and G.164 tone disable is controlled by the PHDis bit in Control Register 2 on a per channel basis. When the PHDis bit is set to "1", G.164 tone disable requirements are selected.

In response to a valid disable tone, the echo canceller must be switched from the Enable Adaptation state to the Bypass state. This can be done in two ways, automatically or externally. In automatic mode, the Tone Detectors internally control the switching between Enable Adaptation and Bypass states. The automatic mode is activated by setting the AutoTD bit in Control Register 2 to high. In external mode, an external controller is needed to service the interrupts and poll the TD bits in the Status Registers. Following the detection of a disable tone (TD bit high) on a given channel, the external controller must switch the echo canceller from Enable Adaptation to Bypass state.

1.6 Instability Detector

In systems with very low echo channel return loss (ERL), there may be enough feedback in the loop to cause stability problems in the Adaptive Filter. This instability can result in variable pitched ringing or oscillation. Should this ringing occur, the Instability Detector will activate and suppress the oscillations.

The Instability Detector is activated by setting the RingClr bit in Control Register 3 to "1".

1.7 Narrow Band Signal Detector (NBSD)

Single or dual frequency tones (i.e., DTMF tones) present in the receive input (Rin) of the echo canceller for a prolonged period of time may cause the Adaptive Filter to diverge. The Narrow Band Signal Detector (NBSD) is designed to prevent this by detecting single or dual tones of arbitrary frequency, phase, and amplitude. When narrow band signals are detected, adaptation is halted but the echo canceller continues to cancel echo.

The NBSD will be active regardless of the EVP functional state. However the NBSD can be disabled by setting the NBDis bit to "1" in Control Register 2.

1.8 Offset Null Filter

Adaptive filters in general do not operate properly when a DC offset is present at any input. To remove the DC component, each EVP incorporates Offset Null filters in both Rin and Sin inputs.

The offset null filters can be disabled by setting the HPFDis bit to "1" in Control Register 2.

1.9 Adjustable Level Pads

Each canceller provides adjustable level pads at Rin, Rout, Sin and Sout. This setup allows signal strength to be adjusted both inside and outside the echo path. Each signal level may be independently scaled with anywhere from +9 dB to -12 dB level, in 3 dB steps. Level values are set using the Gains register.

CAUTION: Gain adjustment can help interface the ZL38070 to a particular system in order to provide optimum echo cancellation, but it can also degrade performance if not done carefully. Excessive loss may cause low signal levels and slow convergence. Exercise great care when adjusting these values. Also, due to internal signal routings in Back to Back mode, it is not recommended that gain adjustments be used on Rin or Sout in this mode.

The -12 dB PAD bit in Control Register 1 is still supported as a legacy feature. Setting this bit will provide 12 dB of attenuation at Rin, and override the values in the Gains register.

1.10 ITU-T G.168 Compliance

The ZL38070 has been certified G.168 (1997), (2000) and (2002) compliant in all 64 ms cancellation modes (i.e., Normal and Back-to-Back configurations) by in-house testing with the DSPG ECT-1 echo canceller tester.

The ZL38070 core has also been tested for G.168 compliance and all voice quality tests at AT&T Labs. The ZL38070 core was classified as "carrier grade" echo canceller.

2.0 EVP Configuration

The EVP architecture contains 32 echo cancellers divided into 16 groups. Each group has two echo cancellers which can be individually controlled (Echo Canceller A (ECA) and Echo Canceller B (ECB). They can be set in three distinct configurations: **Normal, Back-to-Back**, and **Extended Delay**. See Figures 7, 8 and 9.

2.1 Normal Configuration

In Normal configuration, the two echo cancellers (Echo Canceller A and B) are positioned in parallel, as shown in Figure 7, providing 64 milliseconds of echo cancellation in two channels simultaneously.




Figure 7 - Normal Device Configuration (64 ms)

2.2 Back-to-Back Configuration

In Back-to-Back configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single channel providing full-duplex 64 ms echo cancellation. See Figure 8. This configuration uses only one timeslot on PORT1 and PORT2 and the second timeslot normally associated with ECB contains zero code. Back-to-Back configuration allows a no-glue interface for applications where bidirectional echo cancellation is required.




Figure 8 - Back-to-Back Device Configuration (64 ms)

Back-to-Back configuration is selected by writing a "1" into the BBM bit of Control Register 1 for **both** Echo Canceller A and Echo Canceller B for a given group of echo canceller. Table 3 shows the 16 groups of 2 cancellers that can be configured into Back-to-Back.

Examples of Back-to-Back configuration include positioning one group of echo cancellers between a codec and a transmission device or between two codecs for echo control on analog trunks.

2.3 Extended Delay Configuration

In this configuration, the two echo cancellers from the same group are internally cascaded into one 128 milliseconds echo canceller. See Figure 9. This configuration uses only one timeslot on PORT1 and PORT2 and the second timeslot normally associated with ECB contains quiet code.




Figure 9 - Extended Delay Configuration (128 ms)

Extended Delay configuration is selected by writing a "1" into the ExtDI bit in Echo Canceller A, Control Register 1. For a given group, only Echo Canceller A, Control Register 1, has the ExtDI bit. For Echo Canceller B Control Register 1, Bit 0 must always be set to zero.

Table 3 shows the 16 groups of 2 cancellers that can each be configured into 64 ms or 128 ms echo tail capacity.

3.0 Echo Canceller Functional States

Each echo canceller has four functional states: Mute, Bypass, Disable Adaptation and Enable Adaptation.

3.1 Mute

In Normal and in Extended Delay configurations, writing a "1" into the MuteR bit replaces Rin with quiet code which is applied to both the Adaptive Filter and Rout. Writing a "1" into the MuteS bit replaces the Sout PCM data with quiet code.

	LINEAR	SIGN/ MAGNITUDE	CCITT (G.711)					
	16 bits 2's complement	μ-Law A-Law	μ -Law	A-Law				
+Zero (quiet code)	0000 _{hex}	80 _{hex}	FF _{hex}	D5 _{hex}				

 Table 1 - Quiet PCM Code Assignment

In Back-to-Back configuration, writing a "1" into the MuteR bit of Echo Canceller A, Control Register 2, causes quiet code to be transmitted on Rout. Writing a "1" into the MuteS bit of Echo Canceller A, Control Register 2, causes quiet code to be transmitted on Sout.

In Extended Delay and in Back-to-Back configurations, MuteR and MuteS bits of Echo Canceller B must always be "0". Refer to Figure 4 and to Control Register 2 for bit description.

3.2 Bypass

The Bypass state directly transfers PCM codes from Rin to Rout and from Sin to Sout. When Bypass state is selected, the Adaptive Filter coefficients are reset to zero. Bypass state must be selected for at least one frame (125 μ s) in order to properly clear the filter.

3.3 Disable Adaptation

When the Disable Adaptation state is selected, the Adaptive Filter coefficients are frozen at their current value. The adaptation process is halted, however, the echo canceller continues to cancel echo.

3.4 Enable Adaptation

In Enable Adaptation state, the Adaptive Filter coefficients are continually updated. This allows the echo canceller to model the echo return path characteristics in order to cancel echo. This is the normal operating state.

The echo canceller functions are selected in Control Register 1 and Control Register 2 through four control bits: MuteS, MuteR, Bypass and AdaptDis. Refer to 8.0, "EVP Register Description" on page 28 for details.

4.0 Echo Voice Processor (EVP) Throughput Delay

The throughput delay of the EVP varies according to the device configuration. For all device configurations, Rin to Rout has a delay of two frames and Sin to Sout has a delay of three frames. In Bypass state, the Rin to Rout and Sin to Sout paths have a delay of two frames.

5.0 Serial PCM I/O channels

There are four TDM I/O streams, each with channels numbered from 0 to 31. One input stream is for Receive (Rin) channels, and the other input stream is for Send (Sin) channels. Likewise, two output streams is for Rout PCM channels, and Sout PCM channels. See Figure 10 for channel allocation.

5.1 Serial Data Interface Timing

The ZL38070 provides ST-BUS and GCI interface timing. The Serial Interface clock frequency, $\overline{C4i}$, is 4.096 MHz. The input and output data rate of the ST-BUS and GCI bus is 2.048 Mb/s.

The 8 KHz input frame pulse can be in either ST-BUS or GCI format. The EVP automatically detects the presence of an input frame pulse and identifies it as either ST-BUS or GCI. In ST-BUS format, every second falling edge of the C4i clock marks a bit boundary, and the data is clocked in on the rising edge of C4i, three quarters of the way into the bit cell (See Figure 14). In GCI format, every second rising edge of the C4i clock marks the bit boundary, and data is clocked in on the second falling edge of C4i, half the way into the bit cell (see Figure 15).




Figure 10 - ST-BUS and GCI Interface Channel Assignment for 2 Mb/s Data Streams

6.0 Memory Mapped Control and Status registers

Internal memory and registers are memory mapped into the address space of the HOST interface. The internal dual ported memory is mapped into segments on a "per channel" basis to monitor and control each individual echo canceller and associated PCM channels. For example, in **Normal configuration**, echo canceller #5 makes use of Echo Canceller B from group 2. It occupies the internal address space from 0A0_{hex} to 0BF_{hex} and interfaces to PCM channel #5 on all serial PCM I/O streams.

As illustrated in Table 4, the "per channel" registers provide independent control and status bits for each echo canceller. Figure 11 shows the memory map of the control/status register blocks for all echo cancellers of the EVP.

Each internal echo canceller has four pages of registers. Page access control is done through address lines A11 and A12. The majority of registers are located on page 0 (A11=0, A12=0). Figure 11 shows which page each of the relevant registers are mapped to respectively. Table 2 shows how the memory pages are related to address lines A11 and A12.

Page	A12	A11
0	0	0
1	0	1
2	1	0
3	1	1

Table 2 - Memory	Page Selection
------------------	----------------

When **Extended Delay** or **Back-to-Back** configuration is selected, Control Register 1 of ECA and ECB and Control Register 2 of the selected group of echo cancellers require special care. Refer to the EVP Register description section.

Table 3 is a list of the channels used for the 16 groups of echo cancellers when they are configured as **Extended Delay** or **Back-to-Back**.

6.1 Normal Configuration

For a given group (group 0 to 15), 2 PCM I/O channels are used. For example, group 1 Echo Cancellers A and B, channels 2 and 3 are active.

Group	Channels	Group	Channels	
0	0, 1	8	16, 17	
1	2, 3	9	18, 19	
2	4, 5	10	20, 21	
3	6, 7	11	22, 23	
4	8, 9	12	24, 25	
5	10, 11	13	26, 27	
6	12, 13	14	28, 29	
7	14, 15	15	30, 31	

Table 3 - Group and Channel Allocation

6.2 Extended Delay Configuration

For a given group (group 0 to 15), only one PCM I/O channel is active (Echo Canceller A) and the other channel carries quiet code. For example, group 2, Echo Canceller A (Channel 4) will be active and Echo Canceller B (Channel 5) will carry quiet code.

6.3 Back-to-Back Configuration

For a given group (group 0 to 15), only one PCM I/O channel is active (Echo Canceller A) and the other channel carries quiet code. For example, group 5, Echo Canceller A (Channel 10) will be active and Echo Canceller B (Channel 11) will carry quiet code.

Group 0 Echo	Channel 0, ECA Ctrl/Stat Registers	0000h> 001Fh
Cancellers Registers	Channel 1, ECB Ctrl/Stat Registers	0020h> 003Fh
		00401 . 00551
Group 1 Echo	Channel 2, ECA Ctrl/Stat Registers	0040h> 005Fh
Cancellers Registers	Channel 3, ECB Ctrl/Stat Registers	0060h> 007Fh
Groups 2 Echo Cance Registers		
	\checkmark	
Group 15 Echo	Channel 30, ECA Ctrl/Stat Registers	03C0h> 03DFh
Cancellers	Channel 31, ECB Ctrl/Stat Registers	03E0h> 03FFh
Registers		
Registers		
Registers	Main Control Registers <15:0>	0400h> 040Fh
Registers	Main Control Registers <15:0>	0400h> 040Fh 0410h
Registers		
Registers	Interrupt FIFO Register	0410h

Figure 11 - Memory Mapping

Base	e Addres	ss +	Echo Canceller A	Bas	e Addre	ss +	Echo Canceller B
Page	MS Byte	LS Byte	Register Name	Page	MS Byte	LS Byte	Register Name
0	-	00h	Control Reg 1	0	-	20h	Control Reg 1
0	-	01h	Control Reg 2	0	-	21h	Control Reg 2
0	-	02h	Status Reg	0	-	22h	Status Reg
0	-	04h	Flat Delay Reg	0	-	24h	Flat Delay Reg
0	-	06h	Decay Step Size Reg	0	-	26h	Decay Step Size Reg
0	-	07h	Decay Step Number	0	-	27h	Decay Step Number
0	-	08h	Control Reg 3	0	-	28h	Control Reg 3
0	-	09h	Control Reg 4	0	-	29h	Control Reg 4
0	0Dh	0Ch	Rin Peak Detect Reg	0	2Dh	2Ch	Rin Peak Detect Reg
0	0Fh	0Eh	Sin Peak Detect Reg	0	2Fh	2Eh	Sin Peak Detect Reg
0	11h	10h	Error Peak Detect Reg	Error Peak Detect Reg 0 31h 30h		Error Peak Detect Reg	
0	-	12h	Path Change Timer 0 - 32h		32h	Path Change Timer	
0	-	13h	Path Change Sensitivity	0	-	33h	Path Change Sensitivity
0	15h	14h	DTDT/ERL	0	35h	34h	DTDT/ERL
0	17h	16h	ERLLOW	0	37h	36h	ERLLOW
0	19h	18h	NLP Threshold	0	39h	38h	NLP Threshold
0	1Bh	1Ah	Step Size, MU	0	3Bh	3Ah	Step Size, MU
0	1Dh	1Ch	Gain Pad Control	0	3Dh	3Ch	Gain Pad Control
0	-	1Eh	NLP Threshold 2	0	-	3Eh	NLP Threshold 2
0	-	1Fh	RIN Low Power Threshold	0	-	3Fh	RIN Low Power Threshold
1	05h	04h	Estimated Cancellation	1	25h	24h	Estimated Cancellation
1	07h	06h	Residual Error Signal	1	27h	26h	Residual Error Signal
2	11h	10h	NLINC	2	11h	10h	NLINC
2	19h	18h	Maximum Comfort Noise	2	39h	38h	Maximum Comfort Noise
2	1Bh	1Ah	NLP Ramp-out Speed	2	3Bh	3Ah	NLP Ramp-out Speed
2	1Dh	1Ch	NLP Ramp-in Speed	2	3Dh	3Ch	NLP Ramp-in Speed
3	03h	02h	Noise Level Estimate	3	23h	22h	Noise Level Estimate
3	05h	04h	NLP Gain Factor	3	25h	24h	NLP Gain Factor
3	0Dh	0Ch	Noise Level Scaling Factor	3	2Dh	2Ch	Noise Level Scaling Factor

Table 4 - Memory Mapping of Per Channel Control and Status Registers

6.4 Power Up Sequence

On power up, the $\overrightarrow{\text{RESET}}$ pin must be held low for 100 µs. Forcing the $\overrightarrow{\text{RESET}}$ pin low will put each EVP in power down state. In this state, all internal clocks are halted, D<7:0>, Sout, Rout, $\overrightarrow{\text{DTA}}$ and $\overrightarrow{\text{IRQ}}$ pins are tristated. The 16 Main Control Registers, the Interrupt FIFO Register and the Test Register are reset to zero.

When the RESET pin returns to logic high and a valid MCLK is applied, the user must wait 500 μ s for the PLL to lock. C4i and F0i can be active during this period. At this point, the echo canceller must have the internal registers reset to an initial state. This is accomplished by one of two methods. The user can either issue a second hardware reset or perform a software reset. A second hardware reset is performed by driving the RESET pin low for at least 500 ns and no more than 1500 ns before being released. A software reset is accomplished by programming a "1" to each of the PWUP bits in the Main Control Registers, waiting 250 μ s (2 frames) and then programming a "0" to each of the PWUP bits.

The user must then wait 500 μ s for the PLL to relock. Once the PLL has locked, the user can power up the 16 groups of echo cancellers individually by writing a "1" into the PWUP bit in Main Control Register of each echo canceller group.

For each group of echo cancellers, when the PWUP bit toggles from zero to one, echo cancellers A and B execute their initialization routine. The initialization routine sets their registers, Base Address+ 00_{hex} to Base Address+ $3F_{hex}$, to the default Reset Value and clears the Adaptive Filter coefficients. Two frames are necessary for the initialization routine to execute properly.

Once the initialization routine is executed, the user can set the per channel Control Registers, Base Address+ 00_{hex} to Base Address+ $3F_{hex}$, for the specific application.




Figure 12 - Power Up Sequence Flow Diagram

6.5 Power Management

Each group of echo cancellers can be placed in Power Down mode by writing a "0" into the PWUP bit in their respective Main Control Register. When a given group is in Power Down mode, the corresponding PCM data are bypassed from Rin to Rout and from Sin to Sout with two frames delay. Refer to the Main Control Register section on page 42 for description.

The typical power consumption can be calculated with the following equation:

$$P_C = 9 * Nb_of_groups + 3.6$$
, in mW

where $0 \le Nb_of_groups \le 16$.

6.6 Call Initialization

To ensure fast initial convergence on a new call, it is important to clear the Adaptive Filter. This is done by putting the echo canceller in bypass mode for at least one frame (125 μ s) and then enabling adaptation.

Since the Narrow Band Detector is "ON" regardless of the functional state of the Echo Canceller it is recommended that the Echo Cancellers are reset before any call progress tones are applied.

6.7 Interrupts

The EVP provides an interrupt pin (\overline{IRQ}) to indicate to the HOST processor when a G.164 or G.165 Tone Disable is detected and released.

Although each EVP may be configured to react automatically to tone disable status on any input PCM voice channels, the user may want for the external HOST processor to respond to Tone Disable information in an appropriate application-specific manner.

Each echo canceller will generate an interrupt when a Tone Disable occurs and will generate another interrupt when a Tone Disable releases.

Upon receiving an IRQ, the HOST CPU should read the Interrupt FIFO Register. This register is a FIFO memory containing the channel number of the echo canceller that has generated the interrupt.

All pending interrupts from any of the echo cancellers and their associated input channel number are stored in this FIFO memory. The IRQ always returns high after a read access to the Interrupt FIFO Register. The IRQ pin will toggle low for each pending interrupt.

After the HOST CPU has received the channel number of the interrupt source, the corresponding per channel Status Register can be read from internal memory to determine the cause of the interrupt (see Table 4 for address mapping of Status register). The TD bit indicates the presence of a Tone Disable.

The MIRQ bit 5 in the Main Control Register 0 masks interrupts from the EVP. To provide more flexibility, the MTDBI (bit-4) and MTDAI (bit-3) bits in the Main Control Register<15:0> allow Tone Disable to be masked or unmasked from generating an interrupt on a per channel basis. Refer to the Registers Description section on page 42.

7.0 JTAG Support

The EVP JTAG interface conforms to the Boundary-Scan standard IEEE1149.1. This standard specifies a designfor-testability technique called Boundary-Scan test (BST). The operation of the Boundary Scan circuitry is controlled by an Test Access Port (TAP) controller. JTAG inputs are **3.3 Volts** compliant only.

7.1 Test Access Port (TAP)

The TAP provides access to many test functions of the EVP. It consists of four input pins and one output pin. The following pins are found on the TAP.

Test Clock Input (TCK)

The TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remains independent. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrent with the operation of the device and without interfering with the on-chip logic.

- Test Mode Select Input (TMS)
 The logic signals received at the TMS input are interpreted by the TAP Controller to control the test
 operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to
 V_{DD1} when it is not driven from an external source.
- Test Data Input (TDI)

Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to V_{DD1} when it is not driven from an external source.

Test Data Output (TDO)

Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data from the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the Boundary Scan cells, the TDO driver is set to a high impedance state.

Test Reset (TRST)
 This pin is used to reset the JTAG scan structure. This pin is internally pulled to V_{SS}.

7.2 Instruction Register

In accordance with the IEEE 1149.1 standard, the EVP uses public instructions. The JTAG Interface contains a 3-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that will operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and TDO during data register scanning.

7.3 Test Data Registers

As specified in IEEE 1149.1, each of the Echo Voice Processor's JTAG Interface contains three test data registers:

• Boundary-Scan register

The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of each EVP core logic.

- Bypass Register The Bypass register is a single stage shift register that provides a one-bit path from TDI to TDO.
- Device Identification register The Device Identification register provides access to the following encoded information: device version number, part number and manufacturer's name.

8.0 EVP Register Description

Power-up 00 _{hex}		ECA: Co	ontrol Registe		Page 0 A12=0 A11=0	R/W A	R/W Address: 00 _{hex} + Base Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0
Reset	INJDis	BBM	PAD	Bypass	A	dpDis	0	ExtDis
		Func	tional Descrip	otion of Regis	ster B	lits		
Reset	-	the power-up the Adaptive F		executed. This ts.	s pres	sets all re	gister bits incl	uding this bit
INJDis	When high,	the noise inje	ction process	is disabled. W	hen lo	ow noise	injection is en	abled.
BBM	When high, the Back to Back configuration is enabled. When low, the Normal configuration is enabled. Note: Do not enable Extended-Delay and BBM configurations at the same time. Always set both BBM bits of the two echo cancellers (Control Register 1) of the same group to the same logic value to avoid conflict.							
PAD	When high, register cor	12 dB of atter trols the signation	nuation is inse Il levels.	rted into the R	in to I	Rout path	n. When low, t	he Gains
Bypass	Filter coeffi	cients are set t	o zero and the	ut and Rin dat e filter adaptati echo canceller	on is	stopped.		
AdpDis	•			s disabled. The Ily adapts to th				
0				its and should				
ExtDI		io canceller. W		f the same gro Cancellers A				

Power-up 02 _{hex}		ECB: Co	ontrol Registe		Page 0 A12=0 A11=0	R/W A	ddress: ise Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0
Reset	INJDis	BBM	PAD	Bypass	A	dpDis	1	0
		Func	tional Descri	otion of Regis	ter B	lits		
Reset		the power-up rs the Adaptiv		executed whi ients.	ch pr	esets all	register bits in	cluding this
INJDis	When high,	the noise inje	ction process	is disabled. W	hen lo	ow, noise	injection is er	nabled.
BBM	When high, the Back to Back configuration is enabled. When low, the Normal configuration is enabled. Note: Do not enable Extended-Delay and BBM configurations at the same time. Always set both BBM bits of the two echo cancellers (Control Register 1) of the same group to the same logic value to avoid conflict.							
PAD		12 dB of attent of attent of the signature of the signatu		rted into the R	in to I	Rout path	n. When low, t	he Gains
Bypass	When high, Sin data is by-passed to Sout and Rin data is by-passed to Rout. The Adaptive Filter coefficients are set to zero and the filter adaptation is stopped. When low, output data on both Sout and Rout is a function of the echo canceller algorithm.							
AdpDis	•	When high, echo canceller adaptation is disabled. The Voice Processor cancels echo. When low, the echo canceller dynamically adapts to the echo path characteristics.						
1				its and should				
0	Control Reg	gister 1 (Echo	Canceller B) E	Bit 0 is a reserv	ved bi	t and sho	ould be written	"0".

Power-up		ECA: Co	ntrol Registe	r 2		Page 0		ddress: ase Address	
00 _{hex}		ECB: Co	ntrol Registe		A12=0 A11=0		R/W Address: 21 _{hex} + Base Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3		Bit 2	Bit 1	Bit 0	
TDis	PHDis	NLPDis	AutoTD	NBDis		PFDis	MuteS	MuteR	
		Func	tional Descri	otion of Regis	ster B	Bits			
TDis	TDis When high, tone detection is disabled. When low, tone detection is enabled. When both Echo Cancellers A and B TDis bits are high, Tone Disable processors are disabled entirely and are put into Power Down mode.								
PHDis	When high, the tone detectors will trigger upon the presence of a 2100 Hz tone regardless of the presence/absence of periodic phase reversals. When low, the tone detectors will trigger only upon the presence of a 2100 Hz tone with periodic phase reversals.								
NLPDis	When high, normally. U	the non-linear seful for G.165	processor is conformance	disabled. Whe testing.	n low	, the non-	linear process	sors function	
AutoTD	presence of When low, t	f 2100 Hz tone	e. See PHDis f	If in Bypass m or qualificatior will remain op	۱ of 2	100 Hz to	ones.		
NBDis	enabled.			disabled. Whe					
HPFDis	the offset n	When high, the offset nulling high pass filters are bypassed in the Rin and Sin paths. When low, the offset nulling filters are active and will remove DC offsets on PCM input signals.							
MuteS	•			iet code. Whe		-			
MuteR	When high,	data on Rout	is muted to qu	iet code. Whe	n low	, Rout ca	rries active co	ode.	

Note: In order to correctly write to Control Register 1 and 2 of ECB, it is necessary to write the data twice to the register, one immediately after another. The two writes must be separated by at least 350 ns and no more than 20 us.

Power-up		ECA: Status Register ECB: Status Register						Read Address: 02 _{hex} + Base Address	
N/A								Read Address: 22 _{hex} + Base Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0	
Reserved	TD	DTDet	Reserved	Reserved	AC	TIVE	TDG	NB	
		Func	tional Descrip	otion of Regis	ster B	its			
Reserved	Reserved b	Reserved bit.							
TD	Logic high indicates the presence of a 2100 Hz tone.								
DTDet	Logic high i	ndicates the p	resence of a c	louble-talk cor	ndition	l.			
Reserved	Reserved b	oit.							
Reserved	Reserved b	oit.							
ACTIVE	Logic high i	ndicates that t	he level on Ri	n has exceede	ed the	LP thres	shold.		
TDG			gated with the						
			AutoTD has be	en enabled ar	nd the	tone de	tector has det	ected the	
	presence of	f a 2100 Hz to	ne.						
NB	Logic high i	ndicates the p	resence of a r	harrow-band si	gnal o	on Rin.			

Power-up		ECA: Flat D	elay Registe	Page	04 _{hex} + Ba	R/W Address: 04 _{hex} + Base Address	
00 _{hex}		ECB: Flat D	elay Registe	A12= A11=		Address: ase Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0

Power-up	EC	A: Decay Ste	p Number Re	Page 0	R/W Address: 07 _{hex} + Base Address		
00 _{hex}	EC	B: Decay Ste	p Number Re	A12=0 A11=0		ddress: ise Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SS7	SS6	SS5	SS4	SS2	SS1	SS0	

Power-up	ECA:	Decay Step S	ize Control R		R/W Address: 06 _{hex} + Base Address		
04 _{hex}	ECB:	Decay Step S	ize Control R	A12=0 A11=0		ddress: ise Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	0	SSC2	SSC1	SSC0




Figure 13 - The MU Profile

Functional Description of Register Bits

The Exponential Decay registers (Decay Step Number and Decay Step Size) and Flat Delay register allow the LMS adaptation step-size (MU) to be programmed over the length of the FIR filter. A programmable MU profile allows the performance of the echo canceller to be optimized for specific applications. For example, if the characteristic of the echo response is known to have a flat delay of several milliseconds and a roughly exponential decay of the echo impulse response, then the MU profile can be programmed to approximate this expected impulse response thereby improving the convergence characteristics of the Adaptive Filter. Note that in the following register descriptions, one tap is equivalent to 125 μ s (64 ms/512 taps).

- FD₇₋₀ **Flat Delay**: This register defines the flat delay of the MU profile, (i.e., where the MU value is 2^{-16}). The delay is defined as FD₇₋₀ x 8 taps. For example; If FD₇₋₀ = 5, then MU= 2^{-16} for the first 40 taps of the echo canceller FIR filter. The valid range of FD₇₋₀ is: $0 \le FD_{7-0} \le 64$ in normal mode and $0 \le FD_{7-0} \le 128$ in extended-delay mode. The default value of FD₇₋₀ is zero.
- SSC₂₋₀ Decay Step Size Control: This register controls the step size (SS) to be used during the exponential decay of MU. The decay rate is defined as a decrease of MU by a factor of 2 every SS taps of the FIR filter, where SS = 4 x2^{SSC₂₋₀}. For example; If SSC₂₋₀ = 4, then MU is reduced by a factor of 2 every 64 taps of the FIR filter. The default value of SSC₂₋₀ is 04_{hex}.
- NS₇₋₀ **Decay Step Number**: This register defines the number of steps to be used for the decay of MU where each step has a period of SS taps (see SSC₂₋₀). The start of the exponential decay is defined as: Filter Length (512 or 1024) [Decay Step Number (NS₇₋₀) x Step Size (SS)] where SS = 4 x2^{SSC₂₋₀}. For example; If NS₇₋₀=4 and SSC₂₋₀=4, then the exponential decay start value is 512 [NS₇₋₀ x SS] = 512 [4 x (4x2⁴)] = 256 taps for a filter length of 512 taps.

Power-up		ECA: Co	ntrol Registe	r 3		Page 0 A12=0		R/W Address: 08 _{hex} + Base Address	
DB _{hex}		ECB: Control Register 3						ddress: ase Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0	
Reserve	Reserve	NLRun1	RingClr	Reserve	Pa	athClr	PathDet	Reserve	
		Func	tional Descri	ption of Regis	ter B	its		•	
Reserved	Reserved b	oit.							
Reserved	Reserved bit.								
NLRun1	When high, the comfort noise level estimator actively rejects uncancelled echo as being background noise. When low, the noise level estimator makes no such distinction.								
RingClr	When high,	the instability	detector is ac	tivated. When	low, t	he instab	ility detector i	s disabled.	
Reserve	Reserved b	it. Must alway	s be set to one	e for normal op	peration	on.			
PathClr									
PathDet	When high, the path change detector is activated. When low, the path change detector is disabled.								
Reserved	Reserved b	oit.							

Power-up		ECA: Co	ntrol Registe	r 4		Page 0		ddress: ase Address	
54 _{hex}							ddress: ase Address		
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2					Bit 2	Bit 1	Bit 0	
0	SD2	SD2 SD1 SD0 0 Slow2 Slow1 Slo							
	Functional Description of Register Bits								
0	Must be set	Aust be set to zero.							
SupDec	convergenc	ce state followi	01,SD0) contro ng a path char n fast converge	nge, Reset or I	Bypas				
0	Must be set	t to zero.							
Slow	For Slow = normal ada	1, 2,, 7, slo ^r ptation.	speed adjustm w convergence on occurs duri	e speed is redu	uced	by a facto	0) or of 2 ^{Slow} as (compared to	

Power-up	E	CA: Rin Peak	Detect Regis	ter 2 (RP)		Page 0		Address: ase Address	
N/A	E	CB: Rin Peak	Detect Regis	ter 2 (RP)		A12=0 A11=0		l Address: Base Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0	
RP15	RP14 RP13 RP12 RP11 RP10					RP9	RP8		
Power-up N/A		CA: Rin Peak		. ,		Page 0 A12=0 A11=0	0C _{hex} + Ba Read A	Address: ase Address Address:	
	E	CB: Rin Peak	Detect Regis	ter 1 (RP)		A11-0	2C _{hex} + Ba	se Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0	
RP7	RP6	RP5	RP4	RP3	F	RP2	RP1	RP0	
		Func	tional Descrip	otion of Regis	ster B	its			
information i	s in 16-bit 2	's complement	t linear coded	itor the receive format present byte is in Regi	ted in	two 8 bit			

Power-up	E	CA: Sin Peak	Detect Regis	ter 2 (SP)		Page 0		Address: ase Address		
N/A	E	CB: Sin Peak	Detect Regis	ter 2 (SP)		A12=0 A11=0	Read Address: 2F _{hex} + Base Address			
Bit 7	Bit 6Bit 5Bit 4Bit 3Bit 2					Bit 1	Bit 0			
SP15	SP14 SP13 SP12 SP11 SP10						SP9	SP8		
Power-up N/A		CA: Sin Peak CB: Sin Peak				Page 0 A12=0 A11=0	0 R/W Address:			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	B	it 2	Bit 1	Bit 0		
SP7	SP6	SP5	SP4	SP3	S	P2	SP1	SP0		
		Func	tional Descri	ption of Regis	ster Bi	ts				
is in 16-bit 2'	s compleme	gisters allow th ent linear code 2 and the low b	d format prese	ented in two 8						

Power-up	EC	A: Error Peal	c Detect Regi	ster 2 (EP)	Page 0		Address: ase Address
N/A	EC	B: Error Peak	Detect Regis	ster 2 (EP))	A12=0 A11=0	Read Address: 21 _{hex} + Base Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8
Power-up N/A			C Detect Regis		Page 0 A12=0 A11=0	Read A	ase Address Address: ase Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
		isters allow th	e user to mon		ignal peak leve iters for each e		

Power-up	E	CA: Path Cha	nge Timer (P/	ATHTMR)		Page 0		ddress: ise Address		
10 _{hex}	E	CB: Path Cha	nge Timer (P/	ATHTMR)		A12=0 A11=0 R/W Address: 32 _{hex} + Base Address				
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bi						Bit 1	Bit 0		
PTMR7	PTMR6	PTMR5	PTMR4	PTMR3	P	rmr2	12 _{hex} + Bas R/W Ad 32 _{hex} + Bas Bit 1 PTMR1	PTMR0		
		Func	tional Descrip	otion of Regis	ster B	lits				
Negative EF sensitivity.	Negative ERLE time required to declare a path change. Raising this value decreases the path change									

Power-up	ECA: Path Change Sensitivity (PTHSENS)							ddress: ase Address
41 _{hex}	ECB	: Path Chang	e Sensitivity	A12=0 A11=0		ddress: se Address Bit 0		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0
PSENS7	PSENS6	PSENS5	PSENS4	PSENS3	PS	ENS2	PSENS1	PSENS0
				otion of Regis				
This registe	This register sets the negative ERLE sensitivity value. Raising this value decreases path change sensitivity.							

Power-up	ECA: Do		tection Thres DT or ERL)	hold Register	r 2	Page 0		ddress: ise Address
48 _{hex}	ECB: Do	CB: Double-Talk Detection Threshold Register 2 (DTDT or ERL) A12=0 A11=0 R/W Address: 35 _{hex} + Base Addr						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0
DTDT15	DTDT14 DTDT13 DTDT12 DTDT11 DTDT10						DTDT9	DTDT8
Power-up	ECA: Do		tection Thres DT or ERL)	hold Register	r 1	Page 0 R/W Address: 14 _{hex} + Base Addres		
00 _{hex}	ECB: Do		tection Thres DT or ERL)	hold Register	r 1	A12=0 A11=0		ddress: se Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0
DTDT7	DTDT6	DTDT5	DTDT4	DTDT3	D	TDT2	DTDT1	DTDT0
		Func	tional Descri	otion of Regis	ster B	its		
This register should reflect the minimum return echo level (SIN) relative to ROUT expected in the system. The default value of 4800_{hex} = 0.5625 represents a path loss of -5 dB. This value sets the high-level double-talk detection threshold (DTDT). The information is in 16 bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller. The maximum value is 7FFF _{hex} = 0.9999 or 0 dB.								

Power-up	E	CA: SUP Lov	ver Limit 2 (E	RLLOW)		Page 0				
04 _{hex}	E	CB: SUP Lov	ver Limit 2 (E	RLLOW)		A12=0 A11=0		LW9 ERLW8 R/W Address: nex + Base Address: R/W Address: nex + Base Address: it 1		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3		Bit 2	Bit 1	Bit 0		
ERLW15	ERLW14	ERLW13	ERLW12	ERLW11	EF	RLW10	ERLW9	ERLW8		
Power-up	E	CA: SUP Lov	ver Limit 1 (E	RLLOW)		Page 0		16 _{hex} + Base Address		
00 _{hex}	E	CB: SUP Lov	ver Limit 1 (E	RLLOW)		A12=0 A11=0				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	ł	Bit 2	Bit 1	Bit 0		
ERLW7	ERLW6	ERLW5	ERLW4	ERLW3	El	RLW2	ERLW1	ERLW0		
		Func	tional Descrip	otion of Regis	ster B	lits				
occurs (prov canceller wi	Functional Description of Register Bits This register sets the lower limit on SUP, which marks the region below which fast convergence always occurs (provided a signal is present). If ERLLOW is set to the DTDT starting value (4800 _{hex}), the echo canceller will remain in fast convergence mode and will not switch to slow convergence. The information is in 16 bit 2's complement linear coded format presented in two 8 bit registers for each echo canceller.									

Power-up	ECA: No		cessor Thres NLPTHR)	hold Register	2	Page 0		ddress: ise Address			
0C _{hex}	ECB: No		cessor Thres NLPTHR)	A12=0 A11=0		R/W Address: 39 _{hex} + Base Address					
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3					Bit 2	Bit 1	Bit 0			
NLP15	NLP14 NLP13 NLP12 NLP11 NLP10					LP10	NLP9	NLP8			
							1				
Power-up	ECA: No		cessor Thres NLPTHR)	hold Register	· 1	Page 0	e 0 R/W Address: 18 _{hex} + Base Address				
E0 _{hex}	ECB: No		cessor Thres NLPTHR)	hold Register	[.] 1	A12=0 A11=0	R/W A	R/W Address: 38 _{hex} + Base Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0			
NLP7	NLP6 NLP5 NLP4 NLP3					ILP2	NLP1	NLP0			
	-		Functional Description of Register Bits								
	-	Func	tional Descrip	otion of Regis	ter B	its					

Power-up	ECA	Adaptation	Step Size Reg	jister 2 (MU)		-	Page 0 R/W Address: 1B _{hex} + Base Addre			
40 _{hex}	ECB	: Adaptation \$	Step Size Reg	jister 2 (MU)		A12=0 A11=0		ddress: ase Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0		
MU15	MU14 MU13 MU12 MU11 MU					IU10	MU9	MU8		
Power-up	ECA	: Adaptation \$	Step Size Reg	jister 1 (MU)		Page 0 R/W Address: 1A _{hex} + Base Addre				
00 _{hex}	ECB	: Adaptation \$	Step Size Reg	jister 1 (MU)		A12=0 A11=0		ddress: se Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Ē	Bit 2	Bit 1	Bit 0		
MU7	MU6	MU5	MU4	MU3	Ν	/IU2	MU1	MU0		
		Func	tional Descri	otion of Regis	ter B	its				
This register	allows the u	user to prograi	m the level of	MU, which is th	he LN	IS filter s	tep size. Incre	asing this		
	•	•		o potentially de he maximum v						
		2 and the low b				10				

Power		ECA: Gains Register 2							se Address Bit 0 Rout0 ddress: se Address ddress:
40 _{he}	ж		ECB: G	ains Register	2		A12=0 A11=0		ddress: ase Address
Bit 7	·	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0
0		Rin2	Rin1	Rin0	0	R	out2	Rout1	Rout0
Power			ECA: G	Page 0		ddress: ase Address			
00 _{he}	ECB: Gains Register 1 A						A12=0 A11=0		ddress: Ise Address
Bit 7	· [Bit 6	Bit 5	Bit 4	Bit 3	Ē	Bit 2	Bit 1	Bit 0
0		Sin2	Sin1	Sin0	0	S	out2	Sout1	Sout0
				tional Descrip					
	-		-	lues on RIN, I					
	s three	e gain bits. T	The following	its. Each group table indicates					ed above),
	it1 Bit	0 Gain Lev	vel						
Bit2 B									
Bit2 Bi 1 1	1	+9 dB							
Bit2 B 1 1 1 1	1 0	+6 dB)							
Bit2 B 1 1 1 1 1 0	1 0 1	+6 dB) +3 dB	:fault)						
Bit2 B 1 1 1 1 1 0	1 0	+6 dB)	fault)						
Bit2 B 1 1 1 1 1 0 1 0 0 1 0 1	1 0 1 0	+6 dB) +3 dB 0 dB (de	fault)						
Bit2 B 1 1 1 1 1 0 1 0 0 1	1 0 1 0 1	+6 dB) +3 dB 0 dB (de -3 dB	efault)						

Note that the -12 dB PAD bit in Control Register 1 provides 12 dB of attenuation in the Rin to Rout path, and will override the settings in Gains.

Power-up	I	ECA: NLP Th	Page 0 A12=0	R/W A 1E _{hex} + Ba	ddress: ase Address					
08 _{hex} ECB: NLP Threshold 2 (NLPTHR2)								ddress: ase Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0		
NLPTH7	NLPTH6	NLPTH5	NLPTH4	NLPTH3		PTH2	NLPTH1	NLPTH0		
			•	otion of Regis						
	This register is used to force the NLP off when very small signals exist on RIN. NLP is forced off if RIN is below NLPTHR2 << 4. Raising this value can help prevent NLP masking at very low signal levels.									

Power-up						Page 0 A12=0		R/W Address: 1F _{hex} + Base Address		
08 _{hex}								ddress: ase Address		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0		
LPTH7	LPTH6	LPTH5	LPTH4	LPTH3		PTH2	LPTH1	LPTH0		
			tional Descrip	-						
	This register is used to control the RIN low power threshold. The threshold is set by LPTHRES << 4 and is compared to RIN. Raising LPTHRES makes the VEC less responsive to very small signals.									

Power-up	ECA: Es	stimated Echo	o Cancellation	n Level 2 (SUI	P)	Page 1		ddress: ise Address
N/A	ECB: Es	stimated Echo	o Cancellatio	n Level 2 (SUI	P)	A12=0 A11=1		ddress: ise Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3		Bit 2	Bit 1	Bit 0
SUP15	SUP14 SUP13 SUP12 SUP11 SUP10					SUP9	SUP8	
Power-up	ECA: Es	stimated Echo	o Cancellatio	n Level 1 (SUI	P)	Page 1		Address: ise Address
N/A	ECB: Es	stimated Echo	o Cancellatio	n Level 1 (SUI	P)	A12=0 A11=1		Address: se Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	I	Bit 2	Bit 1	Bit 0
SUP7	SUP6	SUP5	SUP4	SUP3	S	SUP2	SUP1	SUP0
		Func	tional Descrip	otion of Regis	ter B	its		
double-talk a value and de	Functional Description of Register Bits This register is the estimate of the level of error as compared to RUN. SUP is used to detect low-level double-talk and to select convergence speed (fast or slow). This register is a 16 bit 2's complement linear value and defaults to 4800 _{hex} = 0 dB. As cancellation progresses, this value decreases with its lower limit set by ERLLOW. It is reset after a path change or reset/bypass operation.							

Power-up	E	CA: Residua	l Error Signal	2 (ERR)		Page 1		Address: ase Address	
N/A	E	CB: Residua	l Error Signal	2 (ERR)		A12=0 A11=1		se Address: se Address: Bit 0 ERR8 ddress: se Address: se Address: se Address: bit 0 ERR0	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 2	Bit 1	Bit 0			
ERR15	ERR14 ERR13 ERR12 ERR11 E					RR10	ERR9	ERR8	
Power-up	E	CA: Residua	Page 1		Address: ise Address				
N/A	E	CB: Residua	l Error Signal	1 (ERR)		A12=0 A11=1		Address: ise Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0	
ERR7	ERR6	ERR5	ERR4	ERR3	E	RR2	ERR1	ERR0	
	Functional Description of Register Bits								
This register represents the error signal after the filter and prior to NLP. This register is a 16 bit 2's complement linear value.									

Power-up	E	CA: Noise Le	evel Control 2	(NLINC)		Page 2		ddress: ise Address
00 _{hex}	E	CB: Noise Le	evel Control 2		A12=1 A11=0		ddress: ise Address	
Bit 7	Bit 6	Bit 5	Bit 4	E	Bit 2	Bit 1	Bit 0	
NLINC15	NLINC14 NLINC13 NLINC12 NLINC11 NLINC10					INC10	NLINC9	NLINC8
Power-up 04 _{hex}			evel Control 1 evel Control 1	. ,		Page 2 A12=1 A11=0	10 _{hex} + Ba R/W A	ddress: ise Address iddress: ise Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0
NLINC7	NLINC6	NLINC5	NLINC4	NLINC3	NL	INC2	NLINC1	NLINC0
	Functional Description of Register Bits							
Noise level estimator ramping rate. A lower value will give faster ramping. The default value of 4 _{hex} will provide G.168 compliance.								

Power-up	ECA: N	laximum Com	nfort Noise Le	evel 2 (NLIMIT)	Page 2		ddress: ise Address
40 _{hex}	ECB: N	laximum Com	nfort Noise Le	evel 2 (NLIMIT)	A12=1 A11=0		ddress: ise Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0
NLIMIT15	NLIMIT14 NLIMIT13 NLIMIT12 NLIMIT11 NLIMIT10						NLIMIT9	NLIMIT8
Power-up	ECA: N	laximum Com	nfort Noise Le	evel 1 (NLIMIT)	Page 2		ddress: ise Address
00 _{hex}	ECB: N	laximum Com	nfort Noise Le	evel 1 (NLIMIT)	A12=1 A11=0		ddress: se Address
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0
NLIMIT7	NLIMIT6	NLIMIT5	NLIMIT4	NLIMIT3	NL	IMIT2	NLIMIT1	NLIMIT0
		Func	tional Descrip	otion of Regis	ter B	its		
This register controls the maximum comfort noise injection value that the VEC is able to use. This register is a 16-bit linear value.								

Power-up	EC	A: NLP Ramp	-out Rate 2 (F	RAMPOUT)		Page 2		R/W Address: 1B _{hex} + Base Address		
3E _{hex}	ECI	3: NLP Ramp	-out Rate 2 (F	RAMPOUT)		A12=1 A11=0		ddress: ase Address		
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bi						Bit 1	Bit 0		
RMPO15	RMPO14 RMPO13 RMPO12 RMPO11 RM					1PO10	RMPO9	RMPO8		
Power-up 00 _{hex}			-out Rate 1 (F -out Rate 1 (F		Page 2 A12=1 A11=0	1A _{hex} + Ba R/W A	ase Address Address: ase Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0		
RMP07	RMPO6	RMPO5	RMPO4	RMPO3	R	MPO2	RMPO1	RMPO0		
		Func	tional Descrip	otion of Regis	ster B	its		·		
This register controls how quickly the NLP turns on. RAMPOUT is normalized to 4000 _{hex} = 1 and only values lower than this are valid. Lowering this value will cause the NLP to turn on more quickly.										

Power-up	E	CA: NLP Ram	np-in Rate 2 (I	RAMPIN)		Page 2		ddress: ase Address
41 _{hex}	E	CB: NLP Ram	np-in Rate 2 (I	RAMPIN)		A12=1 A11=0		ddress: ase Address
Bit 7	Bit 6	Bit 5	Bit 4	E	Bit 2	Bit 1	Bit 0	
RMPI15	RMPI14	RMPI13	RMPI12	R	/IPI10	RMPI9	RMPI8	
Power-up 00 _{hex}			np-in Rate 2 (l np-in Rate 2 (l			Page 2 A12=1 A11=0	1C _{hex} + Ba R/W A	ddress: ase Address ddress: ase Address
Bit 7	Bit 6	Bit 5	Bit 4	, Bit 3	F	Bit 2	Bit 1	Bit 0
RMPI7	RMPI6	RMPI5	RMPI4	RMPI3	R	MPI2	RMPI1	RMPI0
	Functional Description of Register Bits							
	This register controls how quickly the NLP turns off. RAMPIN is normalized to $4000_{hex} = 1$ and only values higher than this are valid. Raising this value will cause the NLP to turn off more quickly.							

ZL38070

Power-up	ECA: Background Noise Level Estimate 2 (NOISLEV)Page 3ECB: Background Noise Level Estimate 2 (NOISLEV)A12=1A11=1							Read Address: 03 _{hex} + Base Address	
N/A								Address: ase Address	
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2						Bit 1	Bit 0	
NSL15	NSL14	NSL13	NSL12	NSL11	N	SL10	NSL9	NSL8	
	FCA: Bac	karound Noi	se I evel Estin	nate 1 (NOISI	FV)	Page 3		Address:	
_	ECA: Bac	kground Nois	se Level Estin	nate 1 (NOISL	.EV)	Page 3			
Power-up N/A		•			,	A12=1	02 _{hex} + Ba Read A	ase Address Address:	
		•	se Level Estin se Level Estin		,	•	02 _{hex} + Ba Read A	ase Address	
		•			.EV)	A12=1	02 _{hex} + Ba Read A	ase Address Address:	
N/A	ECB: Bac	kground Nois	se Level Estin	nate 1 (NOISL	. EV)	A12=1 A11=1	02 _{hex} + Ba Read A 22 _{hex} + Ba	ase Address Address: ase Address	
N/A Bit 7	ECB: Bac Bit 6	kground Nois Bit 5 NSL5	se Level Estin Bit 4	nate 1 (NOISL Bit 3 NSL3	. EV)	A12=1 A11=1 Bit 2 ISL2	02 _{hex} + Ba Read A 22 _{hex} + Ba Bit 1	Address: Address: ase Address Bit 0	

Power-up	ECA:	NLP Signal S	caling Factor	2 (NLPGAIN)		Page 3 A12=1		Address: ise Address	
N/A	ECB:	ECB: NLP Signal Scaling Factor 2 (NLPGAIN)						Address: ise Address	
Bit 7	Bit 6	Bit 6 Bit 5 Bit 4 Bit 3					Bit 1	Bit 0	
NLPSS15	NLPSS14 NLPSS13 NLPSS12 NLPSS11 NL					PSS10	NLPSS9	NLPSS8	
Power-up	ECA:	NLP Signal S	caling Factor	1 (NLPGAIN)		Page 3		Read Address: 04 _{hex} + Base Address	
N/A	ECB:	NLP Signal S	caling Factor	1 (NLPGAIN)		A12=1 A11=1		Address: se Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0	
NLPSS7	NLPSS6	NLPSS5	NLPSS4	NLPSS3	NL	PSS2	NLPSS1	NLPSS0	
		Func	tional Descrip	otion of Regis	ster B	its			
This register reflects the NLP attenuation, and is affected by the RAMPIN and RAMPOUT values. NLPGAIN is a 16-bit linear value which is normalized to $4000_{hex} = 1$ (no attenuation). Lower values reflect more attenuation.									

ZL38070

Power-up	ECA: N	loise Level S	caling Factor	2 (NLSCALE)	Page 3		ddress: ase Address
01 _{hex}	ECB: N	loise Level S	caling Factor	2 (NLSCALE)	A12=1 A11=1		ddress: ase Address
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit						Bit 1	Bit 0
NLS15	NLS14 NLS13 NLS12 NLS11 NLS10					NLS9	NLS8	
Power-up AA _{hex}	A12				Page 3 A12=1 A11=1	0C _{hex} + Ba R/W A	ddress: ase Address ddress: ase Address	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0
NLS7	NLS6	NLS5	NLS4	NLS3	Ν	ILS2	NLS1	NLS0
		Func	tional Descrip	otion of Regis	ter B	its		
This register is used to scale the comfort noise up or down. Larger values will increase the relative level of comfort noise. The default value of $01AA_{hex}$ will provide G.168 compliance with the Advanced NLP. The high byte is in Register 2 and the low byte is in Register 1.								

Power-up 00 _{hex}		ain Control R	-	• •	Page 0 A12=0 A11=0	40	address: O _{hex}	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
WR_all	ODE	MIRQ	MTDBI	MTDAI	Format	Law	PWUP	
				otion of Regis				
WR_all	Echo Cancellers as per Group 0. When low, address mapping is per Figure 11. Note: Only the Main Control Register 0 has the WR_all bit.							
ODE	bit and ODE low or the C Main Contro	E input pin are DDE input pin i ol Register 0 h	high, the Rou s low, the Rou as the ODE b	t and Sout out it and Sout out it.	with the ODE i puts are enable puts are high ir	ed. When the mpedance. No	ODE bit is ote: Only the	
MIRQ	Tone Detec When low, t	tors operate a the Tone Dete	s specified in t	their Echo Can	Tone Detectors aceller B, Contr bit.			
MTDBI	Canceller B Register 2.	is masked. T When low, the	ne Tone Detect	tor operates a or B Interrupt is		Echo Cancelle	er B, Control	
MTDAI	Canceller A Register 2.	is masked. The When low, the	ne Tone Detector	ctor operates a or A Interrupt is		Echo Cancelle	er A, Control	
Format		M code. When			and B for a giv A and B for a gi			
Law	companded Law compa	PCM code. V Inded PCM co	/hen low, both de.	Echo Cancell	or a given grou ers A and B for	r a given grou	ıp, accept μ-	
PWUP	are active. I placed in P Rin to Rout zero to one registers, B the Adaptiv execute pro	When low, both ower Down mo t and from Sin , the echo can ase Address+ e Filter coeffic	n Echo Cance ode. In this mo to Sout with celler A and B 00 _{hex} to Base ients. Two fran e initialization	llers A and B a ode, the corres two frames de execute their Address+3F _{he} nes are neces routine is exec	and Tone Detect nd Tone Detect ponding PCM lay. When the initialization ro ex, to default po sary for the init cuted, the user	tors for a give data are byp PWUP bit tog utine which p ower up value tialization rou	en group, are assed from ggles from resets their and clears tine to	

				0			Datio	101	
		ain Control R						ress: 401 _{hex}	
		ain Control R						ress: 402 _{hex}	
		ain Control R	•	• •				ress: 403 _{hex}	
	Ma	ain Control R	egister 4 (EC	Group 1)			R/W Addr	ress: 404 _{hex}	
	Ma	ain Control R	egister 5 (EC	Group 1)			R/W Addr	ress: 405 _{hex}	
	Ma	ain Control R	egister 6 (EC	Group 1)			R/W Addr	ress: 406 _{hex}	
_	Ma	ain Control R	egister 7 (EC	Group 1)		Page0	R/W Addr	ress: 407 _{hex}	
Power-up 00 _{hex}	Ma	ain Control R	egister 8 (EC	Group 1)		A12=0	R/W Addr	ress: 408 _{hex}	
HEA	Ma	ain Control R	egister 9 (EC	Group 1)		A11=0	R/W Addr	ress: 409 _{hex}	
	Ма	in Control Re	gister 10 (EC	Group 1)			R/W Addr	ess: 40A _{hex}	
	Ма	in Control Re	egister 11 (EC			R/W Addr	ess: 40B _{hex}		
	Main Control Register 12 (EC Group 1)						R/W Addr	ess: 40C _{hex}	
	Main Control Register 13 (EC Group 1)						R/W Addr	ess: 40D _{hex}	
	Ма	in Control Re	gister 14 (EC	Group 1)		R/W Address: 40			
	Ма	in Control Re	gister 15 (EC			R/W Addr	ess: 40F _{hex}		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E	Bit 2	Bit 1	Bit 0	
Unused	Unused	Unused	MTDBI	MTDAI		ormat	Law	PWUP	
			tional Descrip	otion of Regis	ster B	its			
Unused	Unused bits		() • //	· · · · ·	<u> </u>				
MTDBI	Canceller B	is masked. Th	ne Tone Detec	high, the Tone ctor operates a or B Interrupt is	s spe	cified in			
MTDAI	Canceller A Register 2.	is masked. Th When low, the	ne Tone Detect	high, the Tone ctor operates a or A Interrupt is	s spe activ	cified in l	Echo Cancelle	er A, Control	
Format	(G.711) PCI magnitude	V code. When PCM code.	low, both Ech	Cancellers A to Cancellers A	A and	B for a g	iven group, a	ccept sign-	
Law	companded Law compa	PCM code. V	/hen low, both de.	lers A and B fo Echo Cancell	ers Ă	and B fo	or a given grou	ıp, accept μ-	
PWUP	are active. V placed in Po Rin to Rout zero to one registers, B Adaptive Fi properly. Or	When low, both ower Down mo and from Sin , the echo can ase Address+ Iter coefficients	n Echo Cancel ode. In this mo to Sout with t cellers A and 00 _{hex} to Base s. Two frames ration routine i	cellers A and B llers A and B a bde, the corres two frames de B execute thei Address+3F _{he} are necessary s executed, th	nd To pondi lay. V r initia x, to (for tl	ne Detecting PCM Vhen the alization r default R he initiali	ctors for a give data are byp PWUP bit tog routine which eset Value an zation routine	en group, are assed from ggles from presets their d clears the to execute	

Power-up 00 _{hex}								ddress: 0 _{hex}	
Bit 7	Bit 6	Bit 5 Bit 4 Bit 3 Bit				Bit 2	Bit 1	Bit 0	
IRQ	0 0 14 13					12	l1	10	
		Func	tional Descri	ption of Regis	ster B	its			
IRQ	0000 _{hex} to 0 Echo Cance	0003F _{hex} whic ellers as per G	h is Group 0 a	D-15 Echo Car address mappir low, address r l bit.	ng. U	seful to ir	nitialize the 16	Groups of	
0	Unused bits	Unused bits. Always zero.							
I<4:0>				el number at w ble is detected					

Power-up 00 _{hex}		Tes	st Register			Page 0 A12=0 A11=0	R/W A	ddress: 1 _{hex}		
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit						Bit 1	Bit 0		
Reserved	Reserved	Reserved	served	Reserved	Reserved					
		Func	tional Descri	ption of Regis	ster E	Bits				
Reserved	Reserved b	its. Must alwa	ys be set to ze	ero for normal	opera	ition.				
Tirq				ineer to verify						
	any change to MTDBI and MTDAI bits of the Main Control Register will cause an interrupt and									
	•	•		e available fro	m the	Interrupt	FIFO Registe	r. When low,		
	normal ope	ration is selec	ted.							

Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage (V _{DD1})	V _{DD_IO}	-0.5	5.0	V
2	Core Supply Voltage (V _{DD2})	V _{DD_CORE}	-0.5	2.5	V
3	Input Voltage	V _{I3}	V _{SS} - 0.5	V _{DD1} +0.5	V
4	Input Voltage on any 5 V Tolerant I/O pins	V _{I5}	V _{SS} - 0.3	7.0	V
5	Continuous Current at digital outputs	I _o		20	mA
6	Package power dissipation	PD		3.0	W
7	Storage temperature	Τ _S	-55	150	°C

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (Vss) unless otherwise stated

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units
1	Operating Temperature	T _{OP}	-40		+85	°C
2	I/O Supply Voltage (V _{DD_IO})	V _{DD1}	3.0	3.3	3.6	V
3	Core Supply Voltage (V _{DD_CORE})	V_{DD2}	1.6	1.8	2.0	V
4	Input High Voltage on 3.3 V tolerant I/O	V _{IH3}	0.7V _{DD1}		V _{DD1}	V
5	Input High Voltage on 5 V tolerant I/O pins	V _{IH5}	0.7V _{DD1}		5.5	V
6	Input Low Voltage	V _{IL}			0.3V _{DD1}	V

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics[†] - Voltages are with respect to ground (V_{ss}) unless otherwise stated.

		Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
		Static Supply Current	I _{CC}			250	μA	RESET = 0
1		IDD_IO (V _{DD1} = 3.3 V) Single EV Processor	I _{DD_IO}		10		mA	32 channels of single EVP are active
		IDD_CORE (V _{DD2} = 1.8 V) Single EV Processor	I _{DD_CORE}		65		mA	32 channels of single EVP are active
2	I N P	Power Consumption	P _C		1.2		W	All EVP's i.e., 256 chan- nels are active
3	U T	Input High Voltage	V _{IH}	0.7V _{DD1}			V	
4	S	Input Low Voltage	V _{IL}			0.3V _{DD1}	V	
5		Input Leakage Input Leakage on Pullup Input Leakage on Pulldown	I _{IH} /I _{IL} I _{LU} I _{LD}		10 -100 100		μΑ μΑ μΑ	
6		Input Pin Capacitance	Cl			10	pF	
7	O U	Output High Voltage	V _{OH}	$0.8V_{DD1}$			V	I _{OH} = 12 mA
8	U T P	Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 12 mA
9	U U T	High Impedance Leakage	I _{OZ}			10	μA	$V_{\rm IN}$ =V_{\rm SS} to 5.5 V
10	S	Output Pin Capacitance	C _O			10	pF	

Characteristics are over recommended operating conditions unless otherwise stated.
Typical figures are at 25°C, V_{DD1} = 3.3 V and are for design aid only: not guaranteed and not subject to production testing.
Note 1: Typical leakage for TMS and TRSTB pins is ~ 1mA max due to lower effective resistance due to parallelled EVPs.

AC Electrical Characteristics[†] - Timing Parameter Measurement Voltage Levels

- Voltages are with respect to ground (Vss) unless otherwise stated.

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	V _{TT}	0.5V _{DD1}	V	
2	CMOS Rise/Fall Threshold Voltage High	V _{HM}	0.7V _{DD1}	V	
3	CMOS Rise/Fall Threshold Voltage Low	V_{LM}	0.3V _{DD1}	V	

† Characteristics are over recommended operating conditions unless otherwise stated.

AC Electrical Characteristics[†] - Frame Pulse and C4i

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	Frame pulse width (ST-BUS, GCI)	t _{FPW}	20		2* t _{CP} -20	ns	
2	Frame Pulse Setup time before C4i falling (ST-BUS or GCI)	t _{FPS}	10	122	150	ns	
3	Frame Pulse Hold Time from $\overline{C4i}$ falling (ST-BUS or GCI)	t _{FPH}	10	122	150	ns	
4	C4i Period	t _{CP}	190	244	300	ns	
5	C4i Pulse Width High	t _{CH}	85		150	ns	
6	C4i Pulse Width Low	t _{CL}	85		150	ns	
7	C4i Rise/Fall Time	t _r , t _f			10	ns	

Characteristics are over recommended operating conditions unless otherwise stated.
 Typical figures are at 25°C, V_{DD1} = 3.3 V and for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - Serial Streams for ST-BUS and GCI Backplanes

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Rin/Sin Set-up Time	t _{SIS}	10			ns	
2	Rin/Sin Hold Time	t _{SIH}	10			ns	
3	Rout/Sout Delay - Active to Active	t _{SOD}			60	ns	
4	Output Data Enable (ODE) Delay	t _{ODE}			30	ns	

† Characteristics are over recommended operating conditions unless otherwise stated.
 ‡ Typical figures are at 25°C, V_{DD1} = 3.3 V and for design aid only: not guaranteed and not subject to production testing.

AC Electrical Characteristics[†] - Master Clock - Voltages are with respect to ground (V_{SS}). unless otherwise stated.

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	Master Clock Frequency, - Fsel = 0 - Fsel = 1	f _{MCF0} f _{MCF1}	19.0 9.5	20.0 10.0	21.0 10.5	MHz MHz	
2	Master Clock Low	t _{MCL}	20			ns	
3	Master Clock High	t _{MCH}	20			ns	

Characteristics are over recommended operating conditions unless otherwise stated.
 Typical figures are at 25°C, V_{DD1} = 3.3 V and for design aid only: not guaranteed and not subject to production testing.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	CS setup from DS falling	t _{CSS}	0			ns	
2	R/W setup from DS falling	t _{RWS}	0			ns	
3	Address setup from DS falling	t _{ADS}	0			ns	
4	CS hold after DS rising	t _{CSH}	0			ns	
5	R/W hold after DS rising	t _{RWH}	0			ns	
6	Address hold after DS rising	t _{ADH}	0			ns	
7	Data delay on read	t _{DDR}			79	ns	
8	Data hold on read	t _{DHR}	3		15	ns	
9	Data setup on write	t _{DSW}	0			ns	
10	Data hold on write	t _{DHW}	0			ns	
11	Acknowledgment delay	t _{AKD}			80	ns	
12	Acknowledgment hold time	t _{AKH}	0		8	ns	
13	IRQ delay	t _{IRD}	20		65	ns	

AC Electrical Characteristics[†] - Motorola Non-Multiplexed Bus Mode

Characteristics are over recommended operating conditions unless otherwise stated.
 Typical figures are at 25°C, V_{DD1} = 3.3 V and for design aid only: not guaranteed and not subject to production testing.




Figure 14 - ST-BUS Timing at 2.048 Mb/s




Figure 15 - GCI Interface Timing at 2.048 Mb/s




Figure 16 - Output Driver Enable (ODE)




Figure 17 - Master Clock





Figure 18 - Motorola Non-Multiplexed Bus Timing





For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE