Initial Release

# 32-Channel 256 Gray-Shade High Voltage Driver 

## Features

- $\mathrm{HVCMOS}^{\circledR}$ technology
- 5 V CMOS inputs
- Up to 80 V output voltage
- PWM gray shade conversion
- Capable of 256 levels of gray shading
- 10 MHz shift and count clock frequency
- 20 MHz data throughput rate
- 8 bit data bus
- 32 outputs per device
- BLANK function
- Output polarity control


## Applications

- Field Emission Displays (FED)
$\square$ Polymer Liquid Crystal Displays (PLCD)
- Vacuum Fluorescent Displays (VFD)


## General Description

The HV632 is a 32-channel gray-shade column driver IC designed for driving electrofluorescent displays. Using Supertex's unique $\mathrm{HVCMOS}^{\circledR}$ technology, it is capable of 256 levels of gray shading by PWM conversion.
Input data, in groups of eight, is latched into a set of data latches on both edges of the shift clock. The data shifted in the first data latch corresponds to $\mathrm{HV}_{\text {Out }} 1$, the second data latch corresponds to $\mathrm{HV}_{\text {Out }}{ }^{2}$, and so on. These data are compared to the contents of the master binary counter which counts on both edges of the count clock. Each time the master counter begins to decrement from 1111 1111, the data in the data latches are compared with the contents of the counter; if they match, the corresponding outputs will go high. The master counter counts down to 0000 0001 and then starts to count up again. The outputs that are at high will stay at high until the contents of the counter match the data in the data latches again. Therefore, the higher the binary data in the data latches, the longer the outputs will stay at high. Thus, different high voltage pulse widths are produced. When the counter reaches its 11111111 count while counting up, the device is ready for the next operation cycle. A data value of 00000000 produces no pulse; the output stays low.

The BLANK input signal will reset the master counter to all ones (1111 1111) and set all high voltage outputs to low, or will set all high voltage outputs to high state, when the POL is low. The POL input signal, forced low, will invert the polarity of the output pulse. If left unconnected, POL input will be pulled high to $\mathrm{V}_{\mathrm{DD}}$ by an onchip resistor.

## Typical Application



## 07/08/03






## Ordering Information

| Device | Package Option |  |
| :---: | :---: | :---: |
|  | 64-Lead 3-Sided Plastic Gullwing | Die |
|  | HV632PG | HV632X |

## Absolute Maximum Ratings

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to +7.5 V |
| :--- | ---: |
| Supply voltage, $\mathrm{V}_{\mathrm{PP}}$ | -0.5 V to +90 V |
| Logic input levels | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Continuous total power dissipation | 1.2 W |
| Operating temperature range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## Notes:

All voltages are referenced to GND.
For operation above $25^{\circ} \mathrm{C}$ ambient derate linearly to $85^{\circ} \mathrm{C}$ at $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

## Electrical Characteristics

(Over recommended conditions of $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

## Low-Voltage DC Characteristics (Digital)

| Symbol | Parameter | Min | Max | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Low-voltage digital supply voltage | 4.5 | 5.5 | V |  |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ supply current |  | 25 | mA | $\mathrm{f}_{\mathrm{SC}}=10 \mathrm{MHz}, \mathrm{f}_{\mathrm{CC}}=10 \mathrm{MHz}$ |
| $\mathrm{I}_{\mathrm{DDQ}}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current |  | 150 | $\mu \mathrm{~A}$ | $\mathrm{All} \mathrm{V}_{I N}=\mathrm{GND}$, Count Clock $=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level input current |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Low-level input current |  | -10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IL}}=\mathrm{GND}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current | -1.0 |  | mA | $\mathrm{~V}_{\mathrm{OUT}}=0.9 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level ouptut current | 1.0 |  | mA | $\mathrm{~V}_{\mathrm{OUT}}=0.1 \mathrm{~V}_{\mathrm{DD}}$ |

## High-Voltage DC Characteristics

| Symbol | Parameter | Min | Max | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{PPQ}}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current |  | 100 | $\mu \mathrm{~A}$ | All $^{\mathrm{HV}} \mathrm{OUT}^{\text {low or high }}$ |
| $\mathrm{I}_{\mathrm{OUT}(\mathrm{p})}$ | P-channel output current | -4.0 |  | mA | $\mathrm{HV}_{\text {OUT }}=75 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{OUT}(\mathrm{n})}$ | N-channel output current | 4.0 |  | mA | $\mathrm{HV}_{\text {OUT }}=5 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {PP }}$ supply current |  | 1.1 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}, \mathrm{F}_{\mathrm{CC}}=10 \mathrm{Mhz}$ |

## Electrical Characteristics

(Over recommended conditions of $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

## AC Characteristics

| Symbol | Parameter | Min | Max | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{SC}}$ | Shift clock frequency |  | 10 | MHz |  |
| $\mathrm{f}_{\mathrm{CC}}$ | Count clock frequency |  | 10 | MHz |  |
| $\mathrm{f}_{\mathrm{DIN}}$ | Data In frequency |  | 20 | MHz |  |
| $\mathrm{t}_{\mathrm{CW}}$ | Chip select pulse width | 80 |  | ns |  |
| $\mathrm{t}_{\mathrm{CSS}}$ | Chip select to shift clock set-up time | 5.0 |  | ns |  |
| $\mathrm{t}_{\mathrm{CSH}}$ | Chip select to shift clock hold time | 15 |  | ns |  |
| $\mathrm{t}_{\mathrm{SCC}}$ | Shift clock cycle time | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{DSS}}$ | Data to shift clock set-up time | 10 |  | ns |  |
| $\mathrm{t}_{\mathrm{DSH}}$ | Data to shift clock hold time | 40 |  | ns |  |
| $\mathrm{t}_{\mathrm{DW}}$ | Data In pulse width | 50 |  | ns |  |
| $\mathrm{t}_{\mathrm{LCW}}$ | Load count pulse width | 75 |  | ns |  |
| $\mathrm{t}_{\mathrm{CCW}}$ | Count clock pulse width | 50 |  | ns |  |
| $\mathrm{t}_{\mathrm{CCC}}$ | Count clock cycle time | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{LCD}}$ | Load count to count clock delay | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{CCD}}$ | Count clock to HV Out turn-on/turn-off |  | 300 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{BLW}}$ | BLANK pulse width | 700 |  | ns |  |
| $\mathrm{t}_{\mathrm{BLD}}$ | BLANK to HV |  |  |  |  |
| $\mathrm{t}_{\mathrm{CDD}}$ | Count clock delay <br> count up cycles between count down and | 150 |  | ns |  |
| $\mathrm{t}_{\mathrm{CSOH}}$ | CSO delay output for High |  | 500 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{CSOL}}$ | CSO delay output for Low | 40 | ns | $\mathrm{C}_{\mathrm{L}=15 \mathrm{pF}}$ |  |

## Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic supply voltage | 4.5 | 5.5 | V |  |
| $\mathrm{~V}_{\mathrm{PP}}$ | Positive high-voltage supply | 12 | 80 | V |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | 0 | 1 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{DD}}-1$ | $\mathrm{~V}_{\mathrm{DD}}$ | V |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

## Pin Definitions

| Pin \# | Name | I/O | Function |
| :--- | :--- | :---: | :--- |
| $27-30$ | D1 - D8 | I | Inputs for binary-format parallel data <br> (D8 is the most significant bit) |
| 34 |  | Shift Clock | I |
| 39 | Count Clock | I | Input to the counter |
| 32 | $\overline{\text { POL }}$ | I | Output polarity control |
| 24 | CSI | I | Chip select input to enable the device to accept data |
| 25 | CSO | O | Chip select output to enable the next device |
| 33 | Load Count | I | Input to initiate the counting |
| 26 | Blank $^{4-19}$ | HV $_{\text {OUT }} 1-$ HV $_{\text {OUT }} 32$ | O |
| $46-61$ |  | High-voltage outputs |  |
| 23,43 | $\mathrm{~V}_{\text {PP }}$ | - | Positive high-voltage supply |
| 40 | $\mathrm{~V}_{\text {DD }}$ | - | Low-voltage digital supply voltage |
| 22,44 | HV $_{\text {GND }}$ | - | High voltage ground |
| $20-21$ | GND | - | Digital ground |

Functional Block Diagram


* Internal pull-up resistor


## Input and Output Equivalent Circuits



Timing Diagrams


## Timing Diagrams



## Pin Configurations

| Pin | Function | Pin | Function |
| :---: | :---: | :---: | :---: |
| 1 | N/C | 33 | Load Count |
| 2 | N/C | 34 | Shift Clock |
| 3 | N/C | 35 | N/C |
| 4 | $\mathrm{HV}_{\text {OUT }} 17$ | 36 | D5 |
| 5 | $\mathrm{HV}_{\text {OUT }} 18$ | 37 | D6 |
| 6 | $\mathrm{HV}_{\text {OUT }} 19$ | 38 | D7 |
| 7 | $\mathrm{HV}_{\text {Out }} 20$ | 39 | D8 |
| 8 | $\mathrm{HV}_{\text {Out }} 21$ | 40 | $\mathrm{V}_{\text {D }}$ |
| 9 | $\mathrm{HV}_{\text {Out }} 22$ | 41 | NC |
| 10 | $\mathrm{HV}_{\text {Out }} 23$ | 42 | NC |
| 11 | $\mathrm{HV}_{\text {Out }} 24$ | 43 | $\mathrm{V}_{\text {PP }}$ |
| 12 | $\mathrm{HV}_{\text {OUT }} 25$ | 44 | $\mathrm{HV}_{\text {GND }}$ |
| 13 | $\mathrm{HV}_{\text {Out }} 26$ | 45 | N/C |
| 14 | $\mathrm{HV}_{\text {Out }} 27$ | 46 | HV ${ }_{\text {OUT }} 1$ |
| 15 | $\mathrm{HV}_{\text {Out }} 28$ | 47 | $\mathrm{HV}_{\text {out }} 2$ |
| 16 | $\mathrm{HV}_{\text {Out }} 29$ | 48 | $\mathrm{HV}_{\text {out }}{ }^{3}$ |
| 17 | $\mathrm{HV}_{\text {Out }} 30$ | 49 | $\mathrm{HV}_{\text {OUT }} 4$ |
| 18 | $\mathrm{HV}_{\text {Out }} 31$ | 50 | $\mathrm{HV}_{\text {OUT }} 5$ |
| 19 | $\mathrm{HV}_{\text {Out }} 32$ | 51 | $\mathrm{HV}_{\text {OUT }} 6$ |
| 20 | GND | 52 | $\mathrm{HV}_{\text {OUT }} 7$ |
| 21 | GND | 53 | $\mathrm{HV}_{\text {OUT }} 8$ |
| 22 | $\mathrm{HV}_{\text {GND }}$ | 54 | $\mathrm{HV}_{\text {OUT }} 9$ |
| 23 | $\mathrm{V}_{\mathrm{PP}}$ | 55 | $\mathrm{HV}_{\text {Out }} 10$ |
| 24 | CSI | 56 | $\mathrm{HV}_{\text {Out }} 11$ |
| 25 | CSO | 57 | $\mathrm{HV}_{\text {OUT }} 12$ |
| 26 | Blank | 58 | $\mathrm{HV}_{\text {OUT }} 13$ |
| 27 | D1 | 59 | $\mathrm{HV}_{\text {OUT }} 14$ |
| 28 | D2 | 60 | $\mathrm{HV}_{\text {OUT }} 15$ |
| 29 | D3 | 61 | $\mathrm{HV}_{\text {OUT }} 16$ |
| 30 | D4 | 62 | N/C |
| 31 | Count Clock | 63 | N/C |
| 32 | $\overline{\mathrm{POL}}$ | 64 | N/C |

## Package Outline



3-sided Plastic 64-pin Gullwing Package

## 64-Lead 3-Sided Plastic Quad Flat Package (PG) ("Gullwing" Package)



Note: Circle (e.g. (B) indicates JEDEC Reference.
Measurement Legend $=\frac{\text { Dimensions in Inches }}{\text { (Dimensions in Millimeters) }}$

