


# M50FLW080A M50FLW080B

8-Mbit (13 x 64-Kbyte Blocks +  $3 \times 16 \times 4$  Kbyte Sectors) 3-V supply, Firmware Hub / low-pin-count Flash memory

## **Feature summary**

- Flash memory
  - Compatible with either the LPC interface or the FWH interface (Intel Spec rev1.1) used in PC BIOS applications
  - 5-signal communication interface supporting Read and Write operations
  - 5 additional general-purpose inputs for platform design flexibility
  - Synchronized with 33 MHz PCI clock
- 16 blocks of 64 Kbytes
  - 13 blocks of 64 Kbytes each
  - 3 blocks, subdivided into 16 uniform sectors of 4 Kbytes each Two blocks at the top and one at the bottom (M50FLW080A)
     One block at the top and two at the bottom (M50FLW080B)
- Enhanced security
  - Hardware Write Protect pins for block protection
  - Register-based Read and Write Protection
  - Individual Lock Register for each 4 KByte sector
- Supply voltage
  - V<sub>CC</sub> = 3.0 to 3.6 V for Program, Erase and Read operations
  - V<sub>PP</sub> = 12 V for Fast Program and Erase
- Two interfaces
  - Auto Detection of Firmware Hub (FWH) or Low Pin Count (LPC) memory cycles for embedded operation with PC chipsets
  - Address/Address Multiplexed (A/A Mux) interface for programming equipment compatibility.
- Programming time: 10 µs typical



- Program/Erase Controller
  - Embedded Program and Erase algorithms
  - Status Register bits
- Program/Erase Suspend
  - Read other Blocks/Sectors during Program Suspend
  - Program other Blocks/Sectors during Erase Suspend
- ELectronic signature
  - Manufacturer Code: 20h
  - Device Code (M50FLW080A): 80h
  - Device Code (M50FLW080B): 81h
- Packages
  - ECOPACK® (RoHS compliant)

# **Contents**

1	Sum	Summary description 7					
2	Sign	al desci	riptions	13			
	2.1	Firmwa	Firmware Hub/low-pin-count (FWH/LPC) signal descriptions				
		2.1.1	Input/Output communications (FWH0/LAD0-FWH3/LAD3)	13			
		2.1.2	Input communication frame (FWH4/\overline{LFRAME})	13			
		2.1.3	Identification inputs (ID0-ID3)	13			
		2.1.4	General-purpose inputs (GPI0-GPI4)	14			
		2.1.5	Interface configuration (IC)	14			
		2.1.6	Interface Reset (RP)	14			
		2.1.7	CPU Reset (INIT)	14			
		2.1.8	Clock (CLK)	14			
		2.1.9	Top Block Lock (TBL)	14			
		2.1.10	Write Protect (WP)	15			
		2.1.11	Reserved for Future Use (RFU)	15			
	2.2	, , ,					
		2.2.1	Address inputs (A0-A10)	15			
		2.2.2	Data inputs/outputs (DQ0-DQ7)	15			
		2.2.3	Output Enable $(\overline{G})$	15			
		2.2.4	Write Enable ( $\overline{W}$ )	15			
		2.2.5	Row/Column Address Select (R $\overline{C}$ )	15			
	2.3	Supply	16				
		2.3.1	V <sub>CC</sub> supply voltage	16			
		2.3.2	V <sub>PP</sub> optional supply voltage	16			
		2.3.3	V <sub>SS</sub> ground	16			
3	Bus	operation	ons	17			
	3.1	Firmwa	are Hub/low-pin-count (FWH/LPC) bus operations	17			
		3.1.1	Bus Read				
		3.1.2	Bus Write				
		3.1.3	Bus Abort				
		3.1.4	Standby				
		3.1.5	Reset				
		3.1.6	Block Protection	18			

	3.2	Addres	ss/Address multiplexed (A/A Mux) bus operations	19
		3.2.1	Bus Read	19
		3.2.2	Bus Write	19
		3.2.3	Output Disable	19
		3.2.4	Reset	19
4	Com	mand ii	nterface	25
	4.1	Read I	Memory Array command	25
	4.2	Read S	Status Register command	26
	4.3	Read E	Electronic Signature command	26
	4.4	Progra	m command	26
	4.5	Quadr	uple Byte Program command (A/A Mux interface)	27
	4.6	Double	e/Quadruple Byte Program command (FWH mode)	27
	4.7	Chip E	rase command	28
	4.8	Block B	Erase command	28
	4.9	Sector	Erase command	28
	4.10	Clear S	Status Register command	29
	4.11	Progra	m/Erase Suspend command	29
	4.12	Progra	m/Erase Resume command	29
5	Statu	ıs Regi:	ster	31
	5.1	Progra	m/Erase Controller status (bit SR7)	31
	5.2	Erase	Suspend status (bit SR6)	31
	5.3	Erase	status (bit SR5)	32
	5.4	Progra	m status (bit SR4)	32
	5.5	V <sub>PP</sub> sta	atus (bit SR3)	32
	5.6	Progra	m Suspend status (bit SR2)	33
	5.7	Block/S	Sector Protection status (bit SR1)	33
	5.8	Reserv	/ed (bit SR0)	33
6	Firm	ware Hı	ub/low-pin-count (FWH/LPC) interface	
	Conf	iguratio	on Registers	35
	6.1	Lock R	egisters	35
		6.1.1	Write Lock	35
		6.1.2	Read Lock	35

		6.1.3	Lock Down	. 36
	6.2	Firmwar	re Hub/low-pin-count (FWH/LPC) General-Purpose	
	6.3		cturer Code Register	
7	Progr	am and	Erase times	38
8	Maxin	num rati	ing	39
9	DC ar	nd AC pa	arameters	40
10	Packa	age mec	hanical	48
11	Part n	numberii	ng	51
Appendix	A B	lock and	d sector address table	52
Appendix	B FI	owchart	ts and pseudo codes	56
12	Revis	ion histo	ory	63

# List of tables

Table 1.	Signal names (FWH/LPC interface)	8
Table 2.	Signal names (A/A Mux interface)	9
Table 3.	Addresses (M50FLW080A)	11
Table 4.	Addresses (M50FLW080B)	12
Table 5.	Memory identification input configuration (LPC mode)	16
Table 6.	FWH Bus Read field definitions	20
Table 7.	FWH Bus Write field definitions	21
Table 8.	LPC Bus Read field definitions (1-byte)	22
Table 9.	LPC Bus Write field definitions (1 byte)	23
Table 10.	A/A Mux bus operations	24
Table 11.	Command codes	25
Table 12.	Electronic Signature Codes	26
Table 13.	Commands	30
Table 14.	Status Register bits	34
Table 15.	Configuration Register map	36
Table 16.	Lock Register bit definitions	36
Table 17.	General-Purpose Input Register definition	37
Table 18.	Program and Erase times	38
Table 19.	Absolute maximum ratings	39
Table 20.	Operating conditions	40
Table 21.	FWH/LPC interface AC measurement conditions	40
Table 22.	A/A Mux interface AC measurement conditions	
Table 23.	Impedance	41
Table 24.	DC characteristics	42
Table 25.	FWH/LPC interface clock characteristics	43
Table 26.	FWH/LPC Interface AC signal timing characteristics	
Table 27.	Reset AC characteristics	
Table 28.	A/A Mux interface Read AC characteristics	
Table 29.	A/A Mux interface Write AC characteristics	47
Table 30.	PLCC32 – 32 pin Rectangular Plastic Leaded Chip Carrier, package	
	mechanical data	48
Table 31.	TSOP32 – 32 lead Plastic Thin Small Outline, 8x14 mm, package	
	mechanical data	49
Table 32.	TSOP40 – 40 lead Plastic Thin Small Outline, 10 x 20mm, package	
	mechanical data	
Table 33.	Ordering information scheme	
Table 34.	M50FLW080A block, sector and Lock Register addresses	
Table 35.	M50FLW080B block, sector and Lock Register addresses	
Table 36	Document revision history	63

# List of figures

Figure 1.	Logic diagram (FWH/LPC interface)	8
Figure 2.	Logic diagram (A/A Mux interface)	9
Figure 3.	PLCC connections	10
Figure 4.	TSOP32 connections	10
Figure 5.	TSOP40 connections	11
Figure 6.	FWH Bus Read waveforms	20
Figure 7.	FWH Bus Write waveforms	21
Figure 8.	LPC Bus Read waveforms (1-byte)	22
Figure 9.	LPC Bus Write waveforms (1 byte)	23
Figure 10.	FWH/LPC interface AC measurement I/O waveforms	40
Figure 11.	A/A Mux interface AC measurement I/O waveform	41
Figure 12.	AC measurement load circuit	41
Figure 13.	FWH/LPC interface clock waveform	43
Figure 14.	FWH/LPC interface AC signal timing waveforms	44
Figure 15.	Reset AC waveforms	45
Figure 16.	A/A Mux interface Read AC waveforms	
Figure 17.	A/A Mux interface Write AC waveforms	47
Figure 18.	PLCC32 – 32 pin Rectangular Plastic Leaded Chip Carrier, package outline	48
Figure 19.	TSOP32 – 32 lead Plastic Thin Small Outline, 8x14 mm, package outline	49
Figure 20.	TSOP40 – 40 lead Plastic Thin Small Outline, 10 x 20mm, package outline	50
Figure 21.	Program flowchart and pseudo code	
Figure 22.	Double/Quadruple Byte Program flowchart and pseudo code (FWH mode only)	57
Figure 23.	Quadruple Byte Program flowchart and pseudo code (A/A Mux interface only)	
Figure 24.	Program Suspend and Resume flowchart and pseudo code	59
Figure 25.	Chip Erase flowchart and pseudo code (A/A Mux interface only)	60
Figure 26.	Sector/Block Erase flowchart and pseudo code	61
Figure 27	Frase Suspend and Resume flowchart and pseudo code	62

# 1 Summary description

The M50FLW080 is a 8 Mbit (1M x8) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage (3.0 to 3.6V) supply. For fast programming and fast erasing on production lines, an optional 12V power supply can be used to reduce the erasing and programming time.

The memory is divided into 16 Uniform Blocks of 64 KBytes each, three of which are divided into 16 uniform sectors of 4 KBytes each (see *Appendix A* for details). All blocks and sectors can be erased independently. So, it is possible to preserve valid data while old data is erased. Blocks can be protected individually to prevent accidental program or erase commands from modifying their contents.

Program and erase commands are written to the Command Interface of the memory. An onchip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set to control the memory is consistent with the JEDEC standards.

Two different bus interfaces are supported by the memory:

- The primary interface, the FWH/LPC Interface, uses Intel's proprietary Firmware Hub (FWH) and Low Pin Count (LPC) protocol. This has been designed to remove the need for the ISA bus in current PC Chipsets. The M50FLW080 acts as the PC BIOS on the Low Pin Count bus for these PC Chipsets.
- The secondary interface, the Address/Address Multiplexed (or A/A Mux) Interface, is designed to be compatible with current Flash Programmers, for production line programming prior to fitting the device in a PC Motherboard.

In order to meet environmental requirements, ST offers the M50FLW080A and M50FLW080B in ECOPACK® packages. ECOPACK® packages are Lead-free and RoHS compliant. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

The memory is supplied with all the bits erased (set to '1').

VCC VPP ID0-ID3 WH0/LAD0 FWH3/LAD3 GPI0- $\overline{\mathsf{WP}}$ GPI4 M50FLW080A FWH4/LFRAME TBL M50FLW080B CLK IC  $\overline{\mathsf{RP}}$ INIT Vss AI09229B

Figure 1. Logic diagram (FWH/LPC interface)

Table 1. Signal names (FWH/LPC interface)

	<u>,                                      </u>		
FWH0/LAD0-FWH3/LAD3	Input/Output Communications		
FWH4/LFRAME	Input Communication Frame		
ID0-ID3	Identification Inputs (ID0 and ID1 are Reserved for Future Use (RFU) in LPC mode)		
GPI0-GPI4	General Purpose Inputs		
IC	Interface Configuration		
RP	Interface Reset		
ĪNIT	CPU Reset		
CLK	Clock		
TBL	Top Block Lock		
WP	Write Protect		
RFU	Reserved for Future Use. Leave disconnected		
V <sub>CC</sub>	Supply Voltage		
V <sub>PP</sub>	Optional Supply Voltage for Fast Program and Erase Operations		
V <sub>SS</sub>	Ground		
NC	Not Connected Internally		


Figure 2. Logic diagram (A/A Mux interface)

Table 2. Signal names (A/A Mux interface)

IC	Interface Configuration
A0-A10	Address Inputs
DQ0-DQ7	Data Inputs/Outputs
G	Output Enable
W	Write Enable
RC	Row/Column Address Select
RP	Interface Reset
V <sub>CC</sub>	Supply Voltage
V <sub>PP</sub>	Optional Supply Voltage for Fast Program and Erase Operations
V <sub>SS</sub>	Ground
NC	Not Connected Internally


**\_**y/

Figure 3. PLCC connections



1. Pins 27 and 28 are not internally connected.

Figure 4. TSOP32 connections



40 NC NC □ Vss ⊐ Vss IC (VIH) IC (V<sub>IL</sub>) □ ⊐ Vcc VCC NC NC 🗆 ☐ FWH4/LFRAME  $\overline{\mathsf{W}}$ G ⊐ <u>INIT</u> NC NC [ NC 🗆 NC ⊐ NC NC NC NC □ ⊐ RFU DQ7 A10 DQ6 GPI4 □ ⊐ RFU NC NC 🗆 ⊐ RFU DQ5  $R\overline{C}$ CLK 🗆 ⊐ RFU DQ4 A/A Mux VCC Vcc □ 10 M50FLW080A 31 ⊐ Vcc VCC 11 M50FLW080B 30 V<sub>PP</sub> □ Vss  $V_{PP}$ ⊐ Vss  $\overline{\mathsf{RP}}$ RP □ ⊐ V<sub>SS</sub> Vss NC NC □ □ FWH3/LAD3 DQ3 NC NC 🗆 ☐ FWH2/LAD2 DQ2 Α9 GPI3 □ ⊐ FWH1/LAD1 DQ1 Α8 GPI2 □ □ FWH0/LAD0 DQ0 GPI1 □ □ ID0/RFU Α0 A7 Α6 GPI0 □ ⊐ ID1/RFU Α1 WP  $\square$ □ ID2 A5 A2 TBL 🗖 20 Α4 21 ⊐ ID3 АЗ AI09232C

Figure 5. TSOP40 connections

Table 3. Addresses (M50FLW080A)

Table 3. Addres	ses (IVIOUFLVVU8UA)	
Block Size (KByte)	Address Range	Sector Size (KByte)
64	F0000h-FFFFFh	16 x 4 KBytes
64	E0000h-EFFFFh	16 x 4 KBytes
64	D0000h-DFFFFh	
64	C0000h-CFFFFh	
64	B0000h-BFFFFh	
64	A0000h-AFFFFh	
64	90000h-9FFFFh	
64	80000h-8FFFFh	
64	70000h-7FFFFh	13 x 64 KBytes
64	60000h-6FFFFh	
64	50000h-5FFFFh	
64	40000h-4FFFFh	
64	30000h-3FFFFh	
64	20000h-2FFFFh	
64	10000h-1FFFFh	
64	00000h-0FFFFh	16 x 4 KBytes

Table 4. Addresses (M50FLW080B)<sup>(1)</sup>

Block size (KByte)	Address range	Sector size (KByte)
64	F0000h-FFFFFh	16 x 4 KBytes
64	E0000h-EFFFFh	
64	D0000h-DFFFFh	
64	C0000h-CFFFFh	
64	B0000h-BFFFFh	
64	A0000h-AFFFFh	
64	90000h-9FFFFh	
64	80000h-8FFFFh	13 x 64 KBytes
64	70000h-7FFFFh	
64	60000h- 6FFFFh	
64	50000h- 5FFFFh	
64	40000h- 4FFFFh	
64	30000h-3FFFFh	
64	20000h-2FFFFh	
64	10000h-1FFFFh	16 x 4 KBytes
64	00000h-0FFFFh	16 x 4 KBytes

<sup>1.</sup> Also see *Appendix A*, *Table 34* and *Table 35* for a full listing of the Block Addresses.

# 2 Signal descriptions

There are two distinct bus interfaces available on this device. The active interface is selected before power-up, or during Reset, using the Interface Configuration Pin, IC.

The signals for each interface are discussed in the *Firmware Hub/low-pin-count (FWH/LPC)* signal descriptions section and the *Address/Address multiplexed (A/A Mux) signal* descriptions section, respectively, while the supply signals are discussed in the *Supply signal descriptions* section.

# 2.1 Firmware Hub/low-pin-count (FWH/LPC) signal descriptions

Please see Figure 1 and Table 1.

#### 2.1.1 Input/Output communications (FWH0/LAD0-FWH3/LAD3)

All Input and Output Communications with the memory take place on these pins. Addresses and Data for Bus Read and Bus Write operations are encoded on these pins.

#### 2.1.2 Input communication frame (FWH4/LFRAME)

The Input Communication Frame (FWH4/ $\overline{LFRAME}$ ) signal indicates the start of a bus operation. When Input Communication Frame is Low,  $V_{IL}$ , on the rising edge of the Clock, a new bus operation is initiated. If Input Communication Frame is Low,  $V_{IL}$ , during a bus operation then the operation is aborted. When Input Communication Frame is High,  $V_{IH}$ , the current bus operation is either proceeding or the bus is idle.

#### 2.1.3 Identification inputs (ID0-ID3)

Up to 16 memories can be addressed on a bus, in the Firmware Hub (FWH) mode. The Identification Inputs allow each device to be given a unique 4-bit address. A '0' is signified on a pin by driving it Low,  $V_{IL}$ , or leaving it floating (since there is an internal pull-down resistor, with a value of  $R_{IL}$ ). A '1' is signified on a pin by driving it High,  $V_{IH}$  (and there will be a leakage current of  $I_{L12}$  through the pin).

By convention, the boot memory must have address '0000', and all additional memories are given addresses, allocated sequentially, from '0001'.

In the Low Pin Count (LPC) mode, the identification Inputs (ID2-ID3) can address up to 4 memories on a bus. In the LPC mode, the ID0 and ID1 signals are Reserved for Future Use (RFU). The value on address A20-A21 is compared to the hardware strapping on the ID2-ID3 lines to select the memory that is being addressed. For an address bit to be '1', the corresponding ID pin can be left floating or driven Low,  $V_{IL}$  (again, with the internal pull-down resistor, with a value of  $R_{IL}$ ). For an address bit to be '0', the corresponding ID pin must be driven High,  $V_{IH}$  (and there will be a leakage current of  $I_{LI2}$  through the pin, as specified in *Table 24*). For details, see *Table 5*.

#### 2.1.4 General-purpose inputs (GPI0-GPI4)

The General Purpose Inputs can be used as digital inputs for the CPU to read, with their contents being available in the General Purpose Inputs Register. The pins must have stable data throughout the entire cycle that reads the General Purpose Input Register. These pins should be driven Low,  $V_{\rm IL}$ , or High,  $V_{\rm IH}$ , and must not be left floating.

#### 2.1.5 Interface configuration (IC)

The Interface Configuration input selects whether the FWH/LPC interface or the Address/Address Multiplexed (A/A Mux) Interface is used. The state of the Interface Configuration, IC, should not be changed during operation of the memory device, except for selecting the desired interface in the period before power-up or during a Reset.

To select the FWH/LPC Interface, the Interface Configuration pin should be left to float or driven Low,  $V_{IL}$ . To select the Address/Address Multiplexed (A/A Mux) Interface, the pin should be driven High,  $V_{IH}$ . An internal pull-down resistor is included with a value of  $R_{IL}$ ; there will be a leakage current of  $I_{LI2}$  through each pin when pulled to  $V_{IH}$ .

## 2.1.6 Interface Reset (RP)

The Interface Reset  $(\overline{RP})$  input is used to reset the device. When Interface Reset  $(\overline{RP})$  is driven Low,  $V_{IL}$ , the memory is in Reset mode (the outputs go to high impedance, and the current consumption is minimized). When  $\overline{RP}$  is driven High,  $V_{IH}$ , the device is in normal operation. After exiting Reset mode, the memory enters Read mode.

## 2.1.7 CPU Reset (INIT)

The CPU Reset,  $\overline{\text{INIT}}$ , signal is used to Reset the device when the CPU is reset. It behaves identically to Interface Reset,  $\overline{\text{RP}}$ , and the internal Reset line is the logical OR (electrical AND) of  $\overline{\text{RP}}$  and  $\overline{\text{INIT}}$ .

#### 2.1.8 Clock (CLK)

The Clock, CLK, input is used to clock the signals in and out of the Input/Output Communication Pins, FWH0/LAD0-FWH3/LAD3. The Clock conforms to the PCI specification.

# 2.1.9 Top Block Lock (TBL)

The Top Block Lock input is used to prevent the Top Block (Block 15) from being changed. When Top Block Lock,  $\overline{\text{TBL}}$ , is driven Low,  $V_{\text{IL}}$ , program and erase operations in the Top Block have no effect, regardless of the state of the Lock Register. When Top Block Lock,  $\overline{\text{TBL}}$ , is driven High,  $V_{\text{IH}}$ , the protection of the Block is determined by the Lock Registers. The state of Top Block Lock,  $\overline{\text{TBL}}$ , does not affect the protection of the Main Blocks (Blocks 0 to 14). For details, see *Appendix A*.

Top Block Lock, TBL, must be set prior to a program or erase operation being initiated, and must not be changed until the operation has completed, otherwise unpredictable results may occur. Similarly, unpredictable behavior is possible if WP is changed during Program or Erase Suspend, and care should be taken to avoid this.

#### 2.1.10 Write Protect ( $\overline{WP}$ )

The Write Protect input is used to prevent the Main Blocks (Blocks 0 to 14) from being changed. When Write Protect,  $\overline{WP}$ , is driven Low,  $V_{IL}$ , Program and Erase operations in the Main Blocks have no effect, regardless of the state of the Lock Register. When Write Protect,  $\overline{WP}$ , is driven High,  $V_{IH}$ , the protection of the Block or Sector is determined by the Lock Registers. The state of Write Protect,  $\overline{WP}$ , does not affect the protection of the Top Block (Block 15). For details, see *Appendix A*.

Write Protect,  $\overline{\text{WP}}$ , must be set prior to a Program or Erase operation is initiated, and must not be changed until the operation has completed otherwise unpredictable results may occur. Similarly, unpredictable behavior is possible if  $\overline{\text{WP}}$  is changed during Program or Erase Suspend, and care should be taken to avoid this.

#### 2.1.11 Reserved for Future Use (RFU)

Reserved for Future Use (RFU). These pins do not presently have assigned functions. They must be left disconnected, except for ID0 and ID1 (when in LPC mode) which can be left connected. The electrical characteristics for these signals are as described in the "Identification inputs (ID0-ID3)" section.

# 2.2 Address/Address multiplexed (A/A Mux) signal descriptions

Please see Figure 2 and Table 2.

#### 2.2.1 Address inputs (A0-A10)

The Address Inputs are used to set the Row Address bits (A0-A10) and the Column Address bits (A11-A19). They are latched during any bus operation by the Row/Column Address Select input,  $R\overline{C}$ .

#### 2.2.2 Data inputs/outputs (DQ0-DQ7)

The Data Inputs/Outputs hold the data that is to be written to or read from the memory. They output the data stored at the selected address during a Bus Read operation. During Bus Write operations they carry the commands that are sent to the Command Interface of the internal state machine. The Data Inputs/Outputs, DQ0-DQ7, are latched during a Bus Write operation.

# 2.2.3 Output Enable (G)

The Output Enable signal, G, controls the output buffers during a Bus Read operation.

#### 2.2.4 Write Enable $(\overline{W})$

The Write Enable signal,  $\overline{W}$ , controls the Bus Write operation of the Command Interface.

# 2.2.5 Row/Column Address Select (RC)

The Row/Column Address Select input selects whether the Address Inputs are to be latched into the Row Address bits (A0-A10) or the Column Address bits (A11-A19). The Row Address bits are latched on the falling edge of  $R\overline{C}$  whereas the Column Address bits are latched on its rising edge.

## 2.3 Supply signal descriptions

The Supply Signals are the same for both interfaces.

#### 2.3.1 V<sub>CC</sub> supply voltage

The V<sub>CC</sub> Supply Voltage supplies the power for all operations (read, program, erase, etc.).

The Command Interface is disabled when the  $V_{CC}$  Supply Voltage is less than the Lockout Voltage,  $V_{LKO}$ . This is to prevent Bus Write operations from accidentally damaging the data during power up, power down and power surges. If the Program/Erase Controller is programming or erasing during this time, the operation aborts, and the memory contents that were being altered will be invalid. After  $V_{CC}$  becomes valid, the Command Interface is reset to Read mode.

A  $0.1\mu F$  capacitor should be connected between the  $V_{CC}$  Supply Voltage pins and the  $V_{SS}$  Ground pin to decouple the current surges from the power supply. Both  $V_{CC}$  Supply Voltage pins must be connected to the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.

# 2.3.2 V<sub>PP</sub> optional supply voltage

The V<sub>PP</sub> Optional Supply Voltage pin is used to select the Fast Program (see the Quadruple Byte Program command description in A/A Mux interface and the Double/Quadruple Byte Program command description in FWH mode) and Fast Erase options of the memory.

When  $V_{PP} = V_{CC}$ , program and erase operations take place as normal. When  $V_{PP} = V_{PPH}$ , Fast Program and Erase operations are used. Any other voltage input to  $V_{PP}$  will result in undefined behavior, and should not be used.

 $V_{PP}$  should not be set to  $V_{PPH}$  for more than 80 hours during the life of the memory.

#### 2.3.3 V<sub>SS</sub> ground

V<sub>SS</sub> is the reference for all the voltage measurements.

Table 5. Memory identification input configuration (LPC mode)

	•			
Memory Number	ID3	ID2	A21	A20
1 (Boot memory)	V <sub>IL</sub> or float	V <sub>IL</sub> or float	1	1
2	V <sub>IL</sub> or float	V <sub>IH</sub>	1	0
3	V <sub>IH</sub>	V <sub>IL</sub> or float	0	1
4	V <sub>IH</sub>	V <sub>IH</sub>	0	0

# 3 Bus operations

The two interfaces, A/A Mux and FWH/LPC, support similar operations, but with different bus signals and timings. The Firmware Hub/Low Pin Count (FWH/LPC) Interface offers full functionality, while the Address/Address Multiplexed (A/A Mux) Interface is orientated for erase and program operations.

See the sections below, The *Firmware Hub/low-pin-count (FWH/LPC) bus operations* and *Address/Address multiplexed (A/A Mux) bus operations*, for details of the bus operations on each interface.

# 3.1 Firmware Hub/low-pin-count (FWH/LPC) bus operations

The M50FLW080 automatically identifies the type of FWH/LPC protocol from the first received nibble (START nibble) and decodes the data that it receives afterwards, according to the chosen FWH or LPC mode. The Firmware Hub/Low Pin Count (FWH/LPC) Interface consists of four data signals (FWH0/LAD0-FWH3/LAD3), one control line (FWH4/LFRAME) and a clock (CLK).

Protection against accidental or malicious data corruption is achieved using two additional signals ( $\overline{\text{TBL}}$  and  $\overline{\text{WP}}$ ). And two reset signals ( $\overline{\text{RP}}$  and  $\overline{\text{INIT}}$ ) are available to put the memory into a known state.

The data, control and clock signals are designed to be compatible with PCI electrical specifications. The interface operates with clock speeds of up to 33MHz.

The following operations can be performed using the appropriate bus cycles: Bus Read, Bus Write, Standby, Reset and Block Protection.

#### 3.1.1 Bus Read

Bus Read operations are used to read from the memory cells, specific registers in the Command Interface or Firmware Hub/Low Pin Count Registers. A valid Bus Read operation starts on the rising edge of the Clock signal when the Input Communication Frame, FWH4/ $\overline{\text{LFRAME}}$ , is Low, V<sub>IL</sub>, and the correct Start cycle is present on FWH0/LAD0-FWH3/LAD3. On subsequent clock cycles the Host will send to the memory:

- ID Select, Address and other control bits on FWH0-FWH3 in FWH mode.
- Type+Dir Address and other control bits on LAD0-LAD3 in LPC mode.

The device responds by outputting Sync data until the wait states have elapsed, followed by Data0-Data3 and Data4-Data7.

See *Table 6* and *Table 8*, and *Figure 6* and *Figure 8*, for a description of the Field definitions for each clock cycle of the transfer. See *Table 26*, and *Figure 14*, for details on the timings of the signals.

#### 3.1.2 Bus Write

Bus Write operations are used to write to the Command Interface or Firmware Hub/Low Pin Count Registers. A valid Bus Write operation starts on the rising edge of the Clock signal when Input Communication Frame, FWH4/ $\overline{\text{LFRAME}}$ , is Low, V<sub>IL</sub>, and the correct Start cycle is present on FWH0/LAD0-FWH3/LAD3. On subsequent Clock cycles the Host will send to the memory:

- ID Select, Address, other control bits, Data0-Data3 and Data4-Data7 on FWH0-FWH3 in FWH mode.
- Cycle Type + Dir, Address, other control bits, Data0-Data3 and Data4-Data7 on LAD0-LAD3.

The device responds by outputting Sync data until the wait states have elapsed.

See *Table 7* and *Table 9*, and *Figure 7* and *Figure 9*, for a description of the Field definitions for each clock cycle of the transfer. See *Table 26*, and *Figure 14*, for details on the timings of the signals.

#### 3.1.3 Bus Abort

The Bus Abort operation can be used to abort the current bus operation immediately. A Bus Abort occurs when FWH4/ $\overline{LFRAME}$  is driven Low, V<sub>IL</sub>, during the bus operation. The device puts the Input/Output Communication pins, FWH0/LAD0-FWH3/LAD3, to high impedance.

Note that, during a Bus Write operation, the Command Interface starts executing the command as soon as the data is fully received. A Bus Abort during the final TAR cycles is not guaranteed to abort the command. The bus, however, will be released immediately.

#### 3.1.4 Standby

When FWH4/LFRAME is High, V<sub>IH</sub>, the device is put into Standby mode, where FWH0/LAD0-FWH3/LAD3 are put into a high-impedance state and the Supply Current is reduced to the Standby level, I<sub>CC1</sub>.

#### 3.1.5 Reset

During the Reset mode, all internal circuits are switched off, the device is deselected, and the outputs are put to high-impedance. The device is in the Reset mode when Interface Reset,  $\overline{RP}$ , or CPU Reset,  $\overline{INIT}$ , is driven Low,  $V_{IL}$ .  $\overline{RP}$  or  $\overline{INIT}$  must be held Low,  $V_{IL}$ , for  $t_{PLPH}$ . The memory reverts to the Read mode upon return from the Reset mode, and the Lock Registers return to their default states regardless of their states before Reset. If  $\overline{RP}$  or  $\overline{INIT}$  goes Low,  $V_{IL}$ , during a Program or Erase operation, the operation is aborted and the affected memory cells no longer contain valid data. The device can take up to  $t_{PLRH}$  to abort a Program or Erase operation.

#### 3.1.6 Block Protection

Block Protection can be forced using the signals Top Block Lock, TBL, and Write Protect, WP, regardless of the state of the Lock Registers.

## 3.2 Address/Address multiplexed (A/A Mux) bus operations

The Address/Address Multiplexed (A/A Mux) Interface has a more traditional-style interface. The signals consist of a multiplexed address signals (A0-A10), data signals, (DQ0-DQ7) and three control signals ( $\overline{RC}$ ,  $\overline{G}$ ,  $\overline{W}$ ). An additional signal,  $\overline{RP}$ , can be used to reset the memory.

The Address/Address Multiplexed (A/A Mux) Interface is included for use by Flash Programming equipment for faster factory programming. Only a subset of the features available to the Firmware Hub (FWH)/Low Pin Count (LPC) Interface are available; these include all the Commands but exclude the Security features and other registers.

The following operations can be performed using the appropriate bus cycles: Bus Read, Bus Write, Output Disable and Reset.

When the Address/Address Multiplexed (A/A Mux) Interface is selected, all the blocks are unprotected. It is not possible to protect any blocks through this interface.

#### 3.2.1 **Bus Read**

Bus Read operations are used to read the contents of the Memory Array, the Electronic Signature or the Status Register. A valid Bus Read operation begins by latching the Row Address and Column Address signals into the memory using the Address Inputs, A0-A10, and the Row/Column Address Select R $\overline{\text{C}}$ . Write Enable ( $\overline{\text{W}}$ ) and Interface Reset ( $\overline{\text{RP}}$ ) must be High, V $_{\text{IH}}$ , and Output Enable,  $\overline{\text{G}}$ , Low, V $_{\text{IL}}$ . The Data Inputs/Outputs will output the value, according to the timing constraints specified in *Figure 16*, and *Table 28*.

#### 3.2.2 Bus Write

Bus Write operations are used to write to the Command Interface. A valid Bus Write operation begins by latching the Row Address and Column Address signals into the memory using the Address Inputs, A0-A10, and the Row/Column Address Select  $R\overline{C}$ . The data should be set up on the Data Inputs/Outputs; Output Enable,  $\overline{G}$ , and Interface Reset,  $\overline{RP}$ , must be High,  $V_{IH}$ ; and Write Enable,  $\overline{W}$ , must be Low,  $V_{IL}$ . The Data Inputs/Outputs are latched on the rising edge of Write Enable,  $\overline{W}$ . See *Figure 17*, and *Table 29*, for details of the timing requirements.

#### 3.2.3 Output Disable

The data outputs are high-impedance when the Output Enable,  $\overline{G}$ , is at  $V_{IH}$ .

#### 3.2.4 Reset

During the Reset mode, all internal circuits are switched off, the device is deselected, and the outputs are put at high-impedance. The device is in the Reset mode when  $\overline{RP}$  is Low,  $V_{IL}$ .  $\overline{RP}$  must be held Low,  $V_{IL}$  for  $t_{PLPH}$ . If  $\overline{RP}$  goes Low,  $V_{IL}$ , during a Program or Erase operation, the operation is aborted, and the affected memory cells no longer contain valid data. The memory can take up to  $t_{PLRH}$  to abort a Program or Erase operation.

Table 6. FWH Bus Read field definitions

Clock Cycle Number	Clock Cycle Count	Field	FWH0- FWH3	Memory I/O	Description
1	1	START	1101b	1	On the rising edge of CLK with FWH4 Low, the contents of FWH0-FWH3 indicate the start of a FWH Read cycle.
2	1	IDSEL	xxxx	I	Indicates which FWH Flash Memory is selected. The value on FWH0-FWH3 is compared to the IDSEL strapping on the FWH Flash Memory pins to select which FWH Flash Memory is being addressed.
3-9	7	ADDR	xxxx	ı	A 28-bit address is transferred, with the most significant nibble first. For the multi-byte read operation, the least significant bits (MSIZE of them) are treated as Don't Care, and the read operation is started with each of these bits reset to 0. Address lines A20-21 and A23-27 are treated as Don't Care during a normal memory array access, with A22=1, but are taken into account for a register access, with A22=0. (See <i>Table 15</i> )
10	1	MSIZE	xxxx	I	This one clock cycle is driven by the host to determine the number of Bytes that will be transferred. M50FLW080 supports: single Byte transfer (0000b), 2-Byte transfer (0001b), 4-Byte transfer (0110b), 16-Byte transfer (0100b) and 128-Byte transfer (0111b).
11	1	TAR	1111b	I	The host drives FWH0-FWH3 to 1111b to indicate a turnaround cycle.
12	1	TAR	1111b (float)	0	The FWH Flash Memory takes control of FWH0-FWH3 during this cycle.
13-14	2	WSYNC	0101b	0	The FWH Flash Memory drives FWH0-FWH3 to 0101b (short wait-sync) for two clock cycles, indicating that the data is not yet available. Two wait-states are always included.
15	1	RSYNC	0000b	0	The FWH Flash Memory drives FWH0-FWH3 to 0000b, indicating that data will be available during the next clock cycle.
16-17	M=2n	DATA	xxxx	0	Data transfer is two CLK cycles, starting with the least significant nibble. If multi-Byte read operation is enabled, repeat cycle-16 and cycle-17 $n$ times, where $n = 2^{MSIZE}$ .
previous +1	1	TAR	1111b	0	The FWH Flash Memory drives FWH0-FWH3 to 1111b to indicate a turnaround cycle.
previous +1	1	TAR	1111b (float)	N/A	The FWH Flash Memory floats its outputs, the host takes control of FWH0-FWH3.

Figure 6. FWH Bus Read waveforms




Table 7. FWH Bus Write field definitions

Clock Cycle Number	Clock Cycle Count	Field	FWH0- FWH3	Memory I/O	Description
1	1	START	1110b	I	On the rising edge of CLK with FWH4 Low, the contents of FWH0-FWH3 indicate the start of a FWH Write Cycle.
2	1	IDSEL	xxxx	ı	Indicates which FWH Flash Memory is selected. The value on FWH0-FWH3 is compared to the IDSEL strapping on the FWH Flash Memory pins to select which FWH Flash Memory is being addressed.
3-9	7	ADDR	xxxx	ı	A 28-bit address is transferred, with the most significant nibble first. Address lines A20-21 and A23-27 are treated as Don't Care during a normal memory array access, with A22=1, but are taken into account for a register access, with A22=0. (See <i>Table 15</i> )
10	1	MSIZE	XXXX	I	0000(Single Byte Transfer) 0001 (Double Byte Transfer) 0010b (Quadruple Byte Transfer).
11-18	M=2/4/8	DATA	xxxx	I	Data transfer is two cycles, starting with the least significant nibble. (The first pair of nibbles is that at the address with A1-A0 set to 00, the second pair with A1-A0 set to 01, the third pair with A1-A0 set to 10, and the fourth pair with A1-A0 set to 11. In Double Byte Program the first pair of nibbles is that at the address with A0 set to 0, the second pair with A0 set to 1)
previous +1	1	TAR	1111b	I	The host drives FWH0-FWH3 to 1111b to indicate a turnaround cycle.
previous +1	1	TAR	1111b (float)	0	The FWH Flash Memory takes control of FWH0-FWH3 during this cycle.
previous +1	1	SYNC	0000b	0	The FWH Flash Memory drives FWH0-FWH3 to 0000b, indicating it has received data or a command.
previous +1	1	TAR	1111b	0	The FWH Flash Memory drives FWH0-FWH3 to 1111b, indicating a turnaround cycle.
previous +1	1	TAR	1111b (float)	N/A	The FWH Flash Memory floats its outputs and the host takes control of FWH0-FWH3.

Figure 7. FWH Bus Write waveforms




Table 8. LPC Bus Read field definitions (1-byte)

Clock Cycle Number	Clock Cycle Count	Field	LAD0- LAD3	Memory I/O	Description
1	1	START	0000b	I	On the rising edge of CLK with LFRAME Low, the contents of LAD0-LAD3 must be 0000b to indicate the start of a LPC cycle.
2	1	CYCTYPE + DIR	0100b	ı	Indicates the type of cycle and selects 1-byte reading. Bits 3:2 must be 01b. Bit 1 indicates the direction of transfer: 0b for read. Bit 0 is Don't Care.
3-10	8	ADDR	xxxx	I	A 32-bit address is transferred, with the most significant nibble first. A23-A31 must be set to 1. A22=1 for memory access, and A22=0 for register access. <i>Table 5</i> shows the appropriate values for A21-A20.
11	1	TAR	1111b	I	The host drives LAD0-LAD3 to 1111b to indicate a turnaround cycle.
12	1	TAR	1111b (float)	0	The LPC Flash Memory takes control of LAD0-LAD3 during this cycle.
13-14	2	WSYNC	0101b	0	The LPC Flash Memory drives LAD0-LAD3 to 0101b (short wait-sync) for two clock cycles, indicating that the data is not yet available. Two wait-states are always included.
15	1	RSYNC	0000b	0	The LPC Flash Memory drives LAD0-LAD3 to 0000b, indicating that data will be available during the next clock cycle.
16-17	2	DATA	xxxx	0	Data transfer is two CLK cycles, starting with the least significant nibble.
18	1	TAR	1111b	0	The LPC Flash Memory drives LAD0-LAD3 to 1111b to indicate a turnaround cycle.
19	1	TAR	1111b (float)	N/A	The LPC Flash Memory floats its outputs, the host takes control of LAD0-LAD3.

Figure 8. LPC Bus Read waveforms (1-byte)




Table 9. LPC Bus Write field definitions (1 byte)

Clock Cycle Number	Clock Cycle Count	Field	LAD0- LAD3	Memory I/O	Description
1	1	START	0000b	I	On the rising edge of CLK with LFRAME Low, the contents of LAD0-LAD3 must be 0000b to indicate the start of a LPC cycle.
2	1	CYCTYPE + DIR	011Xb	I	Indicates the type of cycle. Bits 3:2 must be 01b. Bit 1 indicates the direction of transfer: 1b for write. Bit 0 is don't care (X).
3-10	8	ADDR	xxxx	I	A 32-bit address is transferred, with the most significant nibble first. A23-A31 must be set to 1. A22=1 for memory access, and A22=0 for register access. <i>Table 5</i> shows the appropriate values for A21-A20.
11-12	2	DATA	XXXX	I	Data transfer is two cycles, starting with the least significant nibble.
13	1	TAR	1111b	I	The host drives LAD0-LAD3 to 1111b to indicate a turnaround cycle.
14	1	TAR	1111b (float)	0	The LPC Flash Memory takes control of LAD0-LAD3 during this cycle.
15	1	SYNC	0000b	0	The LPC Flash Memory drives LAD0-LAD3 to 0000b, indicating it has received data or a command.
16	1	TAR	1111b	0	The LPC Flash Memory drives LAD0-LAD3 to 1111b, indicating a turnaround cycle.
17	1	TAR	1111b (float)	N/A	The LPC Flash Memory floats its outputs and the host takes control of LAD0-LAD3.

Figure 9. LPC Bus Write waveforms (1 byte)




Table 10. A/A Mux bus operations

Operation	G	W	RP	V <sub>PP</sub>	DQ7-DQ0
Bus Read	$V_{IL}$	V <sub>IH</sub>	$V_{IH}$	Don't Care	Data Output
Bus Write	V <sub>IH</sub>	$V_{IL}$	V <sub>IH</sub>	V <sub>CC</sub> or V <sub>PPH</sub>	Data Input
Output Disable	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Don't Care	Hi-Z
Reset	$V_{\text{IL}}$ or $V_{\text{IH}}$	$V_{\text{IL}}$ or $V_{\text{IH}}$	$V_{IL}$	Don't Care	Hi-Z

## 4 Command interface

All Bus Write operations to the device are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. An internal Program/Erase Controller handles all timings, and verifies the correct execution of the Program and Erase commands. The Program/Erase Controller provides a Status Register whose output may be read at any time to monitor the progress or the result of the operation.

The Command Interface reverts to the Read mode when power is first applied, or when exiting from Reset. Command sequences must be followed exactly. Any invalid combination of commands will be ignored. See *Table 11* for the available Command Codes.

Table 11.	Command codes

Hexa-decimal	Command
10h	Alternative Program Setup, Double/Quadruple Byte Program Setup, Chip Erase Confirm
20h	Block Erase Setup
32h	Sector Erase Setup
40h	Program, Double/Quadruple Byte Program Setup
50h	Clear Status Register
70h	Read Status Register
80h	Chip Erase Setup
90h	Read Electronic Signature
B0h	Program/Erase Suspend
D0h	Program/Erase Resume, Block Erase Confirm, Sector Erase Confirm
FFh	Read Memory Array

The following commands are the basic commands used to read from, write to, and configure the device. The following text descriptions should be read in conjunction with *Table 13*.

# 4.1 Read Memory Array command

The Read Memory Array command returns the device to its Read mode, where it behaves like a ROM or EPROM. One Bus Write cycle is required to issue the Read Memory Array command and return the device to Read mode. Once the command is issued, the device remains in Read mode until another command is issued. From Read mode, Bus Read operations access the memory array.

If the Program/Erase Controller is executing a Program or Erase operation, the device will not accept any Read Memory Array commands until the operation has completed.

For a multibyte read, in the FWH mode, the address, that was transmitted with the command, will be automatically aligned, according to the MSIZE granularity. For example, if MSIZE=7, regardless of any values that are provided for A6-A0, the first output will be from the location for which A6-A0 are all '0's.

## 4.2 Read Status Register command

The Read Status Register command is used to read the Status Register. One Bus Write cycle is required to issue the Read Status Register command. Once the command is issued, subsequent Bus Read operations read the Status Register until another command is issued. See the section on the Status Register for details on the definitions of the Status Register bits.

# 4.3 Read Electronic Signature command

The Read Electronic Signature command is used to read the Manufacturer Code and the Device Code. One Bus Write cycle is required to issue the Read Electronic Signature command. Once the command is issued, the Manufacturer Code and Device Code can be read using conventional Bus Read operations, and the addresses shown in *Table 12*.

Table 12. Electronic Signature Codes

	Code	Address <sup>(1)</sup>	Data
Manufacturer Code		00000h	20h
Device Code	Device Code M50FLW080A M50FLW080B		80h 81h

A22 should be '1', and the ID lines and upper address bits should be set according to the rules illustrated in Table 5. Table 6 and Table 8.

The device remains in this mode until another command is issued. That is, subsequent Bus Read operations continue to read the Manufacturer Code, or the Device Code, and not the Memory Array.

# 4.4 Program command

The Program command can be used to program a value to one address in the memory array at a time.

The Program command works by changing appropriate bits from '1' to '0'. (It cannot change a bit from '0' back to '1'. Attempting to do so will not modify the value of the bit. Only the Erase command can set bits back to '1'. and does so for all of the bits in the block.)

Two Bus Write operations are required to issue the Program command. The second Bus Write cycle latches the address and data, and starts the Program/Erase Controller.

Once the command is issued, subsequent Bus Read operations read the value in the Status Register. (See the section on the Status Register for details on the definitions of the Status Register bits.)

If the address falls in a protected block, the Program operation will abort, the data in the memory array will not be changed, and the Status Register will indicate the error.

During the Program operation, the memory will only accept the Read Status Register command and the Program/Erase Suspend command. All other commands are ignored.

See *Figure 21*, for a suggested flowchart on using the Program command. Typical Program times are given in *Table 18*.

## 4.5 Quadruple Byte Program command (A/A Mux interface)

The Quadruple Byte Program Command is used to program four adjacent Bytes in the memory array at a time. The four Bytes must differ only for addresses A0 and A1. Programming should not be attempted when  $V_{PP}$  is not at  $V_{PPH}$ .

Five Bus Write operations are required to issue the command. The second, third and fourth Bus Write cycles latch the respective addresses and data of the first, second and third Bytes in the Program/Erase Controller. The fifth Bus Write cycle latches the address and data of the fourth Byte and starts the Program/Erase Controller. Once the command is issued, subsequent Bus Read operations read the value in the Status Register. (See the section on the Status Register for details on the definitions of the Status Register bits.)

During the Quadruple Byte Program operation, the memory will only accept the Read Status Register and Program/Erase Suspend commands. All other commands are ignored.

Note that the Quadruple Byte Program command cannot change a bit set to '0' back to '1' and attempting to do so will not modify its value. One of the erase commands must be used to set all of the bits in the block to '1'.

See *Figure 23*, for a suggested flowchart on using the Quadruple Byte Program command. Typical Quadruple Byte Program times are given in *Table 18*.

## 4.6 Double/Quadruple Byte Program command (FWH mode)

The Double/Quadruple Byte Program Command can be used to program two/four adjacent Bytes to the memory array at a time. The two Bytes must differ only for address A0; the four Bytes must differ only for addresses A0 and A1.

Two Bus Write operations are required to issue the command. The second Bus Write cycle latches the start address and two/four data Bytes and starts the Program/Erase Controller. Once the command is issued, subsequent Bus Read operations read the contents of the Status Register. (See the section on the Status Register for details on the definitions of the Status Register bits.)

During the Double/Quadruple Byte Program operation the memory will only accept the Read Status register and Program/Erase Suspend commands. All other commands are ignored.

Note that the Double/Quadruple Byte Program command cannot change a bit set to '0' back to '1' and attempting to do so will not modify its value. One of the erase commands must be used to set all of the bits in the block to '1'.

See *Figure 22*, for a suggested flowchart on using the Double/Quadruple Byte Program command. Typical Double/Quadruple Byte Program times are given in *Table 18*.

## 4.7 Chip Erase command

The Chip Erase Command erases the entire memory array, setting all of the bits to '1'. All previous data in the memory array are lost. This command, though, is only available under the A/A Mux interface.

Two Bus Write operations are required to issue the command, and to start the Program/Erase Controller. Once the command is issued, subsequent Bus Read operations read the contents of the Status Register. (See the section on the Status Register for details on the definitions of the Status Register bits.)

Erasing should not be attempted when V<sub>PP</sub> is not at V<sub>PPH</sub>, otherwise the result is uncertain.

During the Chip Erase operation, the memory will only accept the Read Status Register command. All other commands are ignored.

See *Figure 25*, for a suggested flowchart on using the Chip Erase command. Typical Chip Erase times are given in *Table 18*.

#### 4.8 Block Erase command

The Block Erase command is used to erase a block, setting all of the bits to '1'. All previous data in the block are lost.

Two Bus Write operations are required to issue the command. The second Bus Write cycle latches the block address and starts the Program/Erase Controller. Once the command is issued, subsequent Bus Read operations read the contents of the Status Register. (See the section on the Status Register for details on the definitions of the Status Register bits.)

If the block, or if at least one sector of the block (for the blocks that are split into sectors), is protected (FWH/LPC only) then the Block Erase operation will abort, the data in the block will not be changed, and the Status Register will indicate the error.

During the Block Erase operation the memory will only accept the Read Status Register and Program/Erase Suspend commands. All other commands are ignored.

See *Figure 26*, for a suggested flowchart on using the Block Erase command. Typical Block Erase times are given in *Table 18*.

#### 4.9 Sector Erase command

The Sector Erase command is used to erase a Uniform 4-KByte Sector, setting all of the bits to '1'. All previous data in the sector are lost.

Two Bus Write operations are required to issue the command. The second Bus Write cycle latches the Sector address and starts the Program/Erase Controller. Once the command is issued, subsequent Bus Read operations read the contents of the Status Register. (See the section on the Status Register for details on the definitions of the Status Register bits.)

If the Sector is protected (FWH/LPC only), the Sector Erase operation will abort, the data in the Sector will not be changed, and the Status Register will indicate the error.

During the Sector Erase operation the memory will only accept the Read Status Register and Program/Erase Suspend commands. All other commands are ignored.

See *Figure 26*, for a suggested flowchart on using the Sector Erase Command. Typical Sector Erase times are given in *Table 18*.

## 4.10 Clear Status Register command

The Clear Status Register command is used to reset Status Register bits SR1, SR3, SR4 and SR5 to '0'. One Bus Write is required to issue the command. Once the command is issued, the device returns to its previous mode, subsequent Bus Read operations continue to output the data from the same area, as before.

Once set, these Status Register bits remain set. They do *not* automatically return to '0', for example, when a new program or erase command is issued. If an error has occurred, it is essential that any error bits in the Status Register are cleared, by issuing the Clear Status Register command, before attempting a new program or erase command.

# 4.11 Program/Erase Suspend command

The Program/Erase Suspend command is used to pause the Program/Erase Controller during a program or Sector/Block Erase operation. One Bus Write cycle is required to issue the command.

Once the command has been issued, it is necessary to poll the Program/Erase Controller Status bit until the Program/Erase Controller has paused. No other commands are accepted until the Program/Erase Controller has paused. After the Program/Erase Controller has paused, the device continues to output the contents of the Status Register until another command is issued.

During the polling period, between issuing the Program/Erase Suspend command and the Program/Erase Controller pausing, it is possible for the operation to complete. Once the Program/Erase Controller Status bit indicates that the Program/Erase Controller is no longer active, the Program Suspend Status bit or the Erase Suspend Status bit can be used to determine if the operation has completed or is suspended.

During Program/Erase Suspend, the Read Memory Array, Read Status Register, Read Electronic Signature and Program/Erase Resume commands will be accepted by the Command Interface. Additionally, if the suspended operation was Sector Erase or Block Erase then the program command will also be accepted. However, it should be noted that only the Sectors/Blocks not being erased may be read or programmed correctly.

See *Figure 24*, and *Figure 27*, for suggested flowcharts on using the Program/Erase Suspend command. Typical times and delay durations are given in *Table 18*.

# 4.12 Program/Erase Resume command

The Program/Erase Resume command can be used to restart the Program/Erase Controller after a Program/Erase Suspend has paused it. One Bus Write cycle is required to issue the command. Once the command is issued, subsequent Bus Read operations read the contents of the Status Register.

Table 13. Commands

	Cycle				Bus operations <sup>(1)</sup>							
Command		1st		2nd		3rd		4th		5th		
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
Read Memory Array <sup>(2),(3),(4)</sup>	1+	Х	FFh	Read Addr	Read Data	(Read Addr2)	(Read Data2)	(Read Addr3)	(Read Data3)	(Read Addr4)	(Read Data4)	
Read Status Register <sup>(5),(3)</sup>	1+	Х	70h	Х	Status Reg	(X)	(Status Reg)	(X)	(Status Reg)	(X)	(Status Reg)	
Read Electronic Signature <sup>(3)</sup>	1+	Х	90h or 98h	Sig Addr	Signat ure	(Sig Addr)	(Signat ure)	(Sig Addr)	(Signatu re)	(Sig Addr)	(Signat ure)	
Program / Multiple Byte program (FWH) <sup>(6),(7),(4)</sup>	2	Х	40h or 10h	Prog Addr	Prog Data							
Quadruple Byte Program (A/A Mux) <sup>(6),(8)</sup>	5	Х	30h	A1	Prog Data1	A2	Prog Data2	А3	Prog Data3	A4	Prog Data4	
Chip Erase <sup>(6)</sup>	2	Х	80h	Х	10h							
Block Erase <sup>(6)</sup>	2	Х	20h	ВА	D0h							
Sector Erase <sup>(6)</sup>	2	Х	32h	SA	D0h							
Clear Status Register <sup>(9)</sup>	1	Х	50h									
Program/Erase suspend <sup>(10)</sup>	1	Х	B0h									
Program/Erase resume <sup>(11)</sup>	1	Х	D0h									
	1	Х	00h									
	1	Х	01h									
Invalid reserved <sup>(12)</sup>	1	Х	60h									
	1	Х	2Fh									
	1	Х	C0h									

- For all commands: the first cycle is a Write. For the first three commands (Read Memory, Read Status Register, Read Electronic Signature), the second and next cycles are READ. For the remaining commands, the second and next cycles are WRITE
  - BA = Any address in the Block, SA = Any address in the Sector. X = Don't Care, except that A22=1 (for FWH or LPC mode), and A21 and A20 are set according to the rules shown in *Table 5* (for LPC mode)
- 2. After a Read Memory Array command, read the memory as normal until another command is issued.
- 3. "1+" indicates that there is one write cycle, followed by any number of read cycles.
- Configuration registers are accessed directly without using any specific command code. A single Bus Write or Bus Read Operation is all that is needed.
- 5. After a Read Status Register command, read the Status Register as normal until another command is issued.
- After the erase and program commands read the Status Register until the command completes and another command is issued.
- Multiple Byte Program PA= start address, A0 (Double Byte Program) A0 and A1 (Quadruple Byte Program) are Don't Care. PD is two or four Bytes depending on Msize code.
- 8. Addresses A1, A2, A3 and A4 must be consecutive addresses, differing only in address bits A0 and A1.
- 9. After the Clear Status Register command bits SR1, SR3, SR4 and SR5 in the Status Register are reset to '0'.
- 10. While an operation is being Program/Erase Suspended, the Read Memory Array, Read Status Register, Program (during Erase Suspend) and Program/Erase Resume commands can be issued.
- 11. The Program/Erase Resume command causes the Program/Erase suspended operation to resume. Read the Status Register until the Program/Erase Controller completes and the memory returns to Read Mode.
- 12. Do not use Invalid or Reserved commands.

# 5 Status Register

The Status Register provides information on the current or previous Program or Erase operation. The bits in the Status Register convey specific information about the progress of the operation.

To read the Status Register, the Read Status Register command can be issued. The Status Register is automatically read after Program, Erase and Program/Erase Resume commands are issued. The Status Register can be read from any address.

The text descriptions, below, should be read in conjunction with *Table 14*, where the meanings of the Status Register bits are summarized.

# 5.1 Program/Erase Controller status (bit SR7)

This bit indicates whether the Program/Erase Controller is active or inactive. When the Program/Erase Controller Status bit is '0', the Program/Erase Controller is active; when the bit is '1', the Program/Erase Controller is inactive.

The Program/Erase Controller Status is '0' immediately after a Program/Erase Suspend command is issued, until the Program/Erase Controller pauses. After the Program/Erase Controller pauses, the bit is '1'.

The end of a Program and Erase operation can be found by polling the Program/Erase Controller Status bit can be polled. The other bits in the Status Register should not be tested until the Program/Erase Controller has completed the operation (and the Program/Erase Controller Status bit is '1').

After the Program/Erase Controller has completed its operation, the Erase Status, Program Status, VPP Status and Block/Sector Protection Status bits should be tested for errors.

# 5.2 Erase Suspend status (bit SR6)

This bit indicates that an Erase operation has been suspended, and that it is waiting to be resumed. The Erase Suspend Status should only be considered valid when the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive). After a Program/Erase Suspend command is issued, the memory may still complete the operation rather than entering the Suspend mode.

When the Erase Suspend Status bit is '0', the Program/Erase Controller is active or has completed its operation. When the bit is '1', a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

When a Program/Erase Resume command is issued, the Erase Suspend Status bit returns to '0'.

## 5.3 Erase status (bit SR5)

This bit indicates if a problem has occurred during the erasing of a Sector or Block. The Erase Status bit should be read once the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive).

When the Erase Status bit is '0', the memory has successfully verified that the Sector/Block has been erased correctly. When the Erase Status bit is '1', the Program/Erase Controller has applied the maximum number of pulses to the Sector/Block and still failed to verify that the Sector/Block has been erased correctly.

Once the Erase Status bit is set to '1', it can only be reset to '0' by a Clear Status Register command, or by a hardware reset. If it is set to '1', it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to have failed, too.

# 5.4 Program status (bit SR4)

This bit indicates if a problem has occurred during the programming of a byte. The Program Status bit should be read once the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive).

When the Program Status bit is '0', the memory has successfully verified that the byte has been programmed correctly. When the Program Status bit is '1', the Program/Erase Controller has applied the maximum number of pulses to the byte and still failed to verify that the byte has been programmed correctly.

Once the Program Status bit is set to '1', it can only be reset to '0' by a Clear Status Register command, or by a hardware reset. If it is set to '1', it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to have failed, too.

# 5.5 V<sub>PP</sub> status (bit SR3)

This bit indicates whether an invalid voltage was detected on the  $V_{PP}$  pin at the beginning of a Program or Erase operation. The  $V_{PP}$  pin is only sampled at the beginning of the operation. Indeterminate results can occur if  $V_{PP}$  becomes invalid during a Program or Erase operation.

Once the V<sub>PP</sub> Status bit set to '1', it can only be reset to '0' by a Clear Status Register command, or by a hardware reset. If it is set to '1', it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to have failed, too.

## 5.6 Program Suspend status (bit SR2)

This bit indicates that a Program operation has been suspended, and that it is waiting to be resumed. The Program Suspend Status should only be considered valid when the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive). After a Program/Erase Suspend command is issued, the memory may still complete the operation instead of entering the Suspend mode.

When the Program Suspend Status bit is '0', the Program/Erase Controller is active, or has completed its operation. When the bit is '1', a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

When a Program/Erase Resume command is issued, the Program Suspend Status bit returns to '0'.

## 5.7 Block/Sector Protection status (bit SR1)

The Block/Sector Protection Status bit can be used to identify if the Program or Erase operation has tried to modify the contents of a protected block or sector. When the Block/Sector Protection Status bit is reset to '0', no Program or Erase operations have been attempted on protected blocks or sectors since the last Clear Status Register command or hardware reset. When the Block/Sector Protection Status bit is '1', a Program or Erase operation has been attempted on a protected block or sector.

Once it is set to '1', the Block/Sector Protection Status bit can only be reset to '0' by a Clear Status Register command or by a hardware reset. If it is set to '1', it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to have failed, too.

Using the A/A Mux Interface, the Block/Sector Protection Status bit is always '0'.

# 5.8 Reserved (bit SR0)

Bit 0 of the Status Register is reserved. Its value should be masked.

Table 14. Status Register bits

Operation	SR7	SR6	SR5	SR4	SR3	SR2	SR1
Program active	'0'	X <sup>(1)</sup>	'0'	'0'	'0'	'0'	'0'
Program suspended	'1	X <sup>(1)</sup>	'0'	'0'	'0'	'1'	'0'
Program completed successfully	'1'	X <sup>(1)</sup>	'0'	'0'	'0'	'0'	'0'
Program failure due to V <sub>PP</sub> Error	'1'	X <sup>(1)</sup>	'0'	'1'	'1'	'0'	'0'
Program failure due to Block/Sector Protection (FWH/LPC Interface only)	'1'	X <sup>(1)</sup>	'0'	'1'	'0'	'0'	'1'
Program failure due to cell failure	'1'	X <sup>(1)</sup>	'0'	'1'	'0'	'0'	'0'
Erase active	'0'	'0'	'0'	'0'	'0'	'0'	'0'
Erase suspended	'1'	'1'	'0'	'0'	'0'	'0'	'0'
Erase completed successfully	'1'	'0'	'0'	'0'	'0'	'0'	'0'
Erase failure due to V <sub>PP</sub> Error	'1'	'0'	'1'	'0'	'1'	'0'	'0'
Erase failure due to Block/Sector Protection (FWH/LPC Interface only)	'1'	'0'	'1'	'0'	'0'	'0'	'1'
Erase failure due to failed cell(s) in block or sector	'1'	'0'	'1'	'0'	'0'	'0'	'0'

<sup>1.</sup> For Program operations during Erase Suspend, the SR6 bit is '1', otherwise the SR6 bit is '0'.

# 6 Firmware Hub/Iow-pin-count (FWH/LPC) interface Configuration Registers

When the Firmware Hub Interface/Low Pin Count is selected, several additional registers can be accessed. These registers control the protection status of the Blocks/Sectors, read the General Purpose Input pins and identify the memory using the manufacturer code. See *Table 15* for the memory map of the Configuration Registers. The Configuration registers are accessed directly without using any specific command code. A single Bus Write or Bus Read Operation, with the appropriate address (including A22=0), is all that is needed.

# 6.1 Lock Registers

The Lock Registers control the protection status of the Blocks/Sectors. Each Block/Sector has its own Lock Register. Three bits within each Lock Register control the protection of each Block/Sector: the Write Lock Bit, the Read Lock Bit and the Lock Down Bit.

The Lock Registers can be read and written. Care should be taken, though, when writing. Once the Lock Down Bit is set, '1', further modifications to the Lock Register cannot be made until it is cleared again by a reset or power-up.

See Table 16 for details on the bit definitions of the Lock Registers.

#### 6.1.1 Write Lock

The Write Lock Bit determines whether the contents of the Block/Sector can be modified (using the Program or Erase Command). When the Write Lock Bit is set, '1', the Block/Sector is write protected – any operations that attempt to change the data in the Block/Sector will fail, and the Status Register will report the error. When the Write Lock Bit is reset, '0', the Block/Sector is not write protected by the Lock Register, and may be modified, unless it is write protected by some other means.

If the Top Block Lock signal,  $\overline{TBL}$ , is Low,  $V_{IL}$ , then the Top Block (Block 15) is write protected, and cannot be modified. Similarly, if the Write Protect signal,  $\overline{WP}$ , is Low,  $V_{IL}$ , then the Main Blocks (Blocks 0 to 14) are write protected, and cannot be modified. For details, see *Appendix A* and *Table 16*.

After power-up, or reset, the Write Lock Bit is always set to '1' (write-protected).

#### 6.1.2 Read Lock

The Read Lock bit determines whether the contents of the Block/Sector can be read (in Read mode). When the Read Lock Bit is set, '1', the Block/Sector is read protected – any operation that attempts to read the contents of the Block/Sector will read 00h instead. When the Read Lock Bit is reset, '0', read operations are allowed in the Block/Sector, and return the value of the data that had been programmed in the Block/Sector.

After power-up, or reset, the Read Lock Bit is always reset to '0' (not read-protected).

#### 6.1.3 Lock Down

The Lock Down Bit provides a mechanism for protecting software data from simple hacking and malicious attack. When the Lock Down Bit is set, '1', further modification to the Write Lock, Read Lock and Lock Down Bits cannot be performed. A reset, or power-up, is required before changes to these bits can be made. When the Lock Down Bit is reset, '0', the Write Lock, Read Lock and Lock Down Bits can be changed.

Table 15. Configuration Register map

Mnemonic	Register Name	Memory Address	Default Value	Access		
Lock Registers (For details, see Appendix A)						
GPI_REG	Firmware Hub/Low Pin Count (FWH/LPC) General Purpose Input Register  FBC0100h  N/A					
MANU_REG	Manufacturer Code Register	FBC0000h	20h	R		

In LPC mode, a most significant nibble, F, must be added to the memory address. For all registers, A22=0, and the remaining address bits should be set according to the rules shown in the ADDR field of *Table 6* to *Table 9*.

Table 16. Lock Register bit definitions

Bit	Bit Name	Value	Function <sup>(1)</sup>	
7-3			Reserved	
		'1'	Bus Read operations in this Block or Sector always return 00h.	
2	2 Read-Lock	'0'	Bus read operations in this Block or Sector return the Memory Array contents. (Default value).	
1	1 Lock-Down	'1'	Changes to the Read-Lock bit and the Write-Lock bit cannot be performed. Once a '1' is written to the Lock-Down bit it cannot be cleared to '0'; the bit is always reset to '0' following a Reset (using RP or INIT) or after power-up.	
				'0'
0	Write-Lock	'1'	Program and Erase operations in this Block or Sector will set an error in the Status Register. The memory contents will not be changed. (Default value).	
	'0'	Program and Erase operations in this Block or Sector are executed and will modify the Block or Sector contents.		

<sup>1.</sup> Applies to the registers that are defined in *Table 34* and *Table 35*.

Function<sup>(1)</sup> **Bit Name** Bit Value 7-5 Reserved '1' Input Pin GPI4 is at VIH 4 GPI4 '0' Input Pin GPI4 is at VIL Input Pin GPI3 is at VIH '1' 3 GPI3 'O' Input Pin GPI3 is at V<sub>IL</sub> '1' Input Pin GPI2 is at VIH 2 GPI2 'O' Input Pin GPI2 is at VII '1' Input Pin GPI1 is at VIH 1 GPI1 'O' Input Pin GPI1 is at V<sub>II</sub> **'1'** Input Pin GPI0 is at VIH 0 GPI0 'O' Input Pin GPI0 is at VII

Table 17. General-Purpose Input Register definition

# 6.2 Firmware Hub/Iow-pin-count (FWH/LPC) General-Purpose Input Register

The FWH/LPC General Purpose Input Register holds the state of the General Purpose Input pins, GPI0-GPI4. When this register is read, the state of these pins is returned. This register is read-only. Writing to it has no effect.

The signals on the FWH/LPC Interface General Purpose Input pins should remain constant throughout the whole Bus Read cycle.

#### 6.3 Manufacturer Code Register

Reading the Manufacturer Code Register returns the value 20h, which is the Manufacturer Code for STMicroelectronics. This register is read-only. Writing to it has no effect.

<sup>1.</sup> Applies to the General Purpose Inputs Register (GPI-REG).

### 7 Program and Erase times

The Program and Erase times are shown in *Table 18*.

Table 18. Program and Erase times

Parameter	Interface	Test Condition	Min	Typ <sup>(1)</sup>	Max	Unit
Byte Program				10	200	μs
Double Byte Program	FWH	$V_{PP} = 12V \pm 5\%$		10 <sup>(2)</sup>	200	μs
Quadruple Byte Program	A/A Multiplexed FWH	V <sub>PP</sub> = 12V ± 5%		10 <sup>(3)</sup>	200	μs
Plank Program		$V_{PP} = 12V \pm 5\%$		0.1 <sup>(4)</sup>	5	s
Block Program		V <sub>PP</sub> = V <sub>CC</sub>		0.4	5	5
Sector Erase (4 KBytes) <sup>(5)</sup>		$V_{PP} = 12V \pm 5\%$		0.4	4	s
Seciol Elase (4 Kbyles)		V <sub>PP</sub> = V <sub>CC</sub>		0.5	5	5
Diody Eropa (64 KBytan)		$V_{PP} = 12V \pm 5\%$		0.75	8	
Block Erase (64 KBytes)		V <sub>PP</sub> = V <sub>CC</sub>		1	10	S
Chip Erase	A/A Multiplexed	$V_{PP} = 12V \pm 5\%$		10		S
Program/Erase Suspend to Program pause <sup>(5)</sup>					5	μs
Program/Erase Suspend to Block Erase/Sector Erase pause <sup>(5)</sup>					30	μs

<sup>1.</sup>  $T_A = 25$ °C,  $V_{CC} = 3.3V$ 

<sup>2.</sup> Time to program two Bytes.

<sup>3.</sup> Time to program four Bytes.

<sup>4.</sup> Time obtained executing the Quadruple Byte Program command.

<sup>5.</sup> Sampled only, not 100% tested.

### 8 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 19. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
T <sub>STG</sub>	Storage Temperature	<del>-</del> 65	150	°C
V <sub>IO</sub>	Input or Output range <sup>(1)</sup>	-0.50	V <sub>CC</sub> + 0.6	V
V <sub>CC</sub>	Supply Voltage	-0.50	4	V
V <sub>PP</sub>	Program Voltage	-0.6	13	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (Human Body model) <sup>(2)</sup>	-2000	2000	V

<sup>1.</sup> Minimum voltage may undershoot to -2V for less than 20ns during transitions. Maximum voltage may overshoot to  $V_{CC}$  + 2V for less than 20ns during transitions.

<sup>2.</sup> JEDEC Std JESD22-A114A (C1=100 pF, R1=1500  $\Omega$ , R2=500  $\Omega$ )

#### 9 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 20*, *Table 21* and *Table 22*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 20. Operating conditions

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	3.0	3.6	V
T <sub>A</sub>	Ambient Operating Temperature	-20	85	°C

Table 21. FWH/LPC interface AC measurement conditions

Parameter	Value	Unit
Load Capacitance (C <sub>L</sub> )	10	pF
Input Rise and Fall Times	≤1.4	ns
Input Pulse Voltages	0.2 $V_{CC}$ and 0.6 $V_{CC}$	V
Input and Output Timing Ref. Voltages	0.4 V <sub>CC</sub>	V

Table 22. A/A Mux interface AC measurement conditions

Parameter	Value	Unit
Load Capacitance (C <sub>L</sub> )	30	pF
Input Rise and Fall Times	≤10	ns
Input Pulse Voltages	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	V

Figure 10. FWH/LPC interface AC measurement I/O waveforms




Figure 11. A/A Mux interface AC measurement I/O waveform




Figure 12. AC measurement load circuit




Table 23. Impedance<sup>(1)</sup>

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub> <sup>(2)</sup>	Input Capacitance	V <sub>IN</sub> = 0V		13	pF
C <sub>CLK</sub> <sup>(2)</sup>	Clock Capacitance	V <sub>IN</sub> = 0V	3	12	pF
L <sub>PIN</sub> <sup>(3)</sup>	Recommended Pin Inductance			20	nH

- 1.  $T_A = 25^{\circ}C$ , f = 1MHz.
- 2. Sampled only, not 100% tested.
- 3. See PCI Specification.

Table 24. DC characteristics

Symbol	Parameter	Interface	Test Condition	Min	Max	Unit
V	Input Lligh Voltage	FWH		0.5 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
$V_{IH}$	Input High Voltage	A/A Mux		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V
\/	Input Low Voltage	FWH/LPC		-0.5	0.3 V <sub>CC</sub>	V
$V_{IL}$	Input Low Voltage	A/A Mux		-0.5	0.8	V
$V_{IH}(\overline{INIT})$	INIT Input High Voltage	FWH/LPC		1.1	V <sub>CC</sub> + 0.5	V
$V_{IL}(\overline{INIT})$	INIT Input Low Voltage	FWH/LPC		-0.5	0.2 V <sub>CC</sub>	V
I <sub>LI</sub> <sup>(1)</sup>	Input Leakage Current		0V ≤V <sub>IN</sub> ≤V <sub>CC</sub>		±10	μΑ
I <sub>LI2</sub>	IC, IDx Input Leakage Current		IC, ID0, ID1, ID2, ID3 <sup>(2)</sup> = V <sub>CC</sub>		200	μA
R <sub>IL</sub>	IC, IDx Input Pull Low Resistor			20	100	kΩ
W	Output High Voltage	FWH/LPC	I <sub>OH</sub> = -500μA	0.9 V <sub>CC</sub>		V
V <sub>OH</sub>	Output Flight Voltage	A/A Mux	$I_{OH} = -100 \mu A$	V <sub>CC</sub> – 0.4		V
V	Output Low Voltage	FWH/LPC	I <sub>OL</sub> = 1.5mA		0.1 V <sub>CC</sub>	V
$V_{OL}$	Output Low Voltage	A/A Mux	I <sub>OL</sub> = 1.8mA		0.45	V
I <sub>LO</sub>	Output Leakage Current		0V ≤V <sub>OUT</sub> ≤V <sub>CC</sub>		±10	μA
V <sub>PP1</sub>	V <sub>PP</sub> Voltage			3	3.6	V
$V_{PPH}$	V <sub>PP</sub> Voltage (Fast Erase)			11.4	12.6	٧
V <sub>LKO</sub> <sup>(3)</sup>	V <sub>CC</sub> Lockout Voltage			1.8	2.3	V
I <sub>CC1</sub>	Supply Current (Standby)	FWH/LPC	$\begin{aligned}  & \text{FWH4/}\overline{\text{LFRAME}} = 0.9 \text{V}_{\text{CC}}, \text{V}_{\text{PP}} = \text{V}_{\text{CC}} \\ & \text{All other inputs } 0.9 \text{V}_{\text{CC}} \text{ to } 0.1 \text{V}_{\text{CC}} \\ & \text{V}_{\text{CC}} = 3.6 \text{V}, \text{ f(CLK)} = 33 \text{MHz} \end{aligned}$		100	μΑ
I <sub>CC2</sub>	Supply Current (Standby)	FWH/LPC	$\begin{aligned} \text{FWH4/}\overline{\text{LFRAME}} &= 0.1 \text{ V}_{\text{CC}}, \text{ V}_{\text{PP}} = \text{V}_{\text{CC}} \\ \text{All other inputs } 0.9 \text{ V}_{\text{CC}} \text{ to } 0.1 \text{ V}_{\text{CC}} \\ \text{V}_{\text{CC}} &= 3.6 \text{ V, f(CLK)} = 33 \text{ MHz} \end{aligned}$		10	mA
I <sub>CC3</sub>	Supply Current (Any internal operation active)	FWH/LPC	$V_{CC} = V_{CC} \text{ max}, V_{PP} = V_{CC}$ f(CLK) = 33 MHz, $I_{OUT} = 0$ mA		60	mA
I <sub>CC4</sub>	Supply Current (Read)	A/A Mux	$\overline{G} = V_{IH}$ , $f = 6MHz$		20	mA
I <sub>CC5</sub> <sup>(3)</sup>	Supply Current (Program/Erase)	A/A Mux	Program/Erase Controller Active		20	mA
I <sub>PP</sub>	V <sub>PP</sub> Supply Current (Read/Standby)		$V_{PP} \ge V_{CC}$		400	μA
ı (3)	V <sub>PP</sub> Supply Current		$V_{PP} = V_{CC}$		40	mA
I <sub>PP1</sub> <sup>(3)</sup>	(Program/Erase active)		V <sub>PP</sub> = 12V ± 5%		15	mA

<sup>1.</sup> Input leakage currents include High-Z output leakage for all bidirectional buffers with tri-state outputs.

<sup>2.</sup> ID0 and ID1 are RFU in LPC mode.

<sup>3.</sup> Sampled only, not 100% tested.




Figure 13. FWH/LPC interface clock waveform

Table 25. FWH/LPC interface clock characteristics

Symbol	Parameter	Test Condition		Value	Unit
t <sub>CYC</sub>	CLK Cycle Time <sup>(1)</sup>		Min	30	ns
t <sub>HIGH</sub>	CLK High Time		Min	11	ns
t <sub>LOW</sub>	CLK Low Time		Min	11	ns
	OLIK Olava Data	CLK Slew Rate peak to peak	Min	1	V/ns
OLK Siew Kale	peak to peak	Max	4	V/ns	

Devices on the PCI Bus must work with any clock frequency between DC and 33MHz. Below 16MHz devices may be guaranteed by design rather than tested. Refer to PCI Specification.




Figure 14. FWH/LPC interface AC signal timing waveforms

Table 26. FWH/LPC Interface AC signal timing characteristics

Symbol	PCI Symbol	Parameter		Value	Unit
4		CLK to Data Out	Min	2	ns
t <sub>CHQV</sub>	t <sub>val</sub>	CLK to Data Out	Max	11	ns
t <sub>CHQX</sub> <sup>(1)</sup>	t <sub>on</sub>	CLK to Active (Float to Active Delay)	Min	2	ns
t <sub>CHQZ</sub>	t <sub>off</sub>	CLK to Inactive (Active to Float Delay)	Max	28	ns
t <sub>AVCH</sub> t <sub>DVCH</sub>	t <sub>su</sub>	Input Set-up Time <sup>(2)</sup>	Min	7	ns
t <sub>CHAX</sub> t <sub>CHDX</sub>	t <sub>h</sub>	Input Hold Time <sup>(2)</sup>	Min	0	ns
t <sub>FLCH</sub>		Input Set-up time on FWH4	Min	10	ns
t <sub>CHFH</sub>		Input Hold time on FWH4	Min	5	ns

The timing measurements for Active/Float transitions are defined when the current through the pin equals the leakage current specification.

<sup>2.</sup> Applies to all inputs except CLK and FWH4.

Figure 15. Reset AC waveforms




Table 27. Reset AC characteristics

Symbol	Parameter	Test Condition		Value	Unit
t <sub>PLPH</sub>	RP or INIT Reset Pulse Width		Min	100	ns
	RP or INIT Slew Rate <sup>(1)</sup>	Rising edge only	Min	50	mV/ns
t <sub>PHFL</sub>	RP or INIT High to FWH4/LFRAME Low	FWH/LPC Interface only	Min	30	μs
t <sub>PHWL</sub>	RP High to Write Enable or Output Enable Low	A/A Mux Interface only	Min	50	μs

<sup>1.</sup> See Chapter 4 of the PCI Specification.

tAVAV -A0-A10 **ROW ADDR VALID** COLUMN ADDR VALID **NEXT ADDR VALID** tAVCL → tAVCH tCLAX → tCHAX RCtCHQV G tGLQV tGHQZ tGLQX tGHQX -DQ0-DQ7 VALID  $\overline{\mathsf{W}}$ tPHAV  $\overline{\mathsf{RP}}$ AI03406

Figure 16. A/A Mux interface Read AC waveforms

Table 28. A/A Mux interface Read AC characteristics

Symbol	Parameter	Test Condition		Value	Unit
t <sub>AVAV</sub>	Read Cycle Time		Min	250	ns
t <sub>AVCL</sub>	Row Address Valid to RC Low		Min	50	ns
t <sub>CLAX</sub>	RC Low to Row Address Transition		Min	50	ns
t <sub>AVCH</sub>	Column Address Valid to RC high		Min	50	ns
t <sub>CHAX</sub>	RC High to Column Address Transition		Min	50	ns
t <sub>CHQV</sub> <sup>(1)</sup>	RC High to Output Valid		Max	150	ns
t <sub>GLQV</sub> <sup>(1)</sup>	Output Enable Low to Output Valid		Max	50	ns
t <sub>PHAV</sub>	RP High to Row Address Valid		Min	1	μs
t <sub>GLQX</sub>	Output Enable Low to Output Transition		Min	0	ns
t <sub>GHQZ</sub>	Output Enable High to Output Hi-Z		Max	50	ns
t <sub>GHQX</sub>	Output Hold from Output Enable High		Min	0	ns

<sup>1.</sup>  $\overline{G}$  may be delayed up to  $t_{CHQV} - t_{GLQV}$  after the rising edge of  $R\overline{C}$  without impact on  $t_{CHQV}$ .




Figure 17. A/A Mux interface Write AC waveforms

Table 29. A/A Mux interface Write AC characteristics

Symbol	Parameter Test Conditio		Value	Unit
t <sub>WLWH</sub>	Write Enable Low to Write Enable High	Min	100	ns
t <sub>DVWH</sub>	Data Valid to Write Enable High	Min	50	ns
t <sub>WHDX</sub>	Write Enable High to Data Transition	Min	5	ns
t <sub>AVCL</sub>	Row Address Valid to RC Low	Min	50	ns
t <sub>CLAX</sub>	RC Low to Row Address Transition	Min	50	ns
t <sub>AVCH</sub>	Column Address Valid to RC High	Min	50	ns
t <sub>CHAX</sub>	RC High to Column Address Transition	Min	50	ns
t <sub>WHWL</sub>	Write Enable High to Write Enable Low	Min	100	ns
t <sub>CHWH</sub>	RC High to Write Enable High	Min	50	ns
t <sub>VPHWH</sub> <sup>(1)</sup>	V <sub>PP</sub> High to Write Enable High	Min	100	ns
t <sub>WHGL</sub>	Write Enable High to Output Enable Low	Min	30	ns
t <sub>WHRL</sub>	Write Enable High to RB Low	Min	0	ns
t <sub>QVVPL</sub> <sup>(1) (2)</sup>	Output Valid, RB High to V <sub>PP</sub> Low	Min	0	ns

<sup>1.</sup> Sampled only, not 100% tested.

<sup>2.</sup> Applicable if  $V_{PP}$  is seen as a logic input ( $V_{PP} < 3.6V$ ).

### 10 Package mechanical

Figure 18. PLCC32 – 32 pin Rectangular Plastic Leaded Chip Carrier, package outline

1. Drawing is not to scale.

Table 30. PLCC32 – 32 pin Rectangular Plastic Leaded Chip Carrier, package mechanical data

		millimeters				
Symbol -	Тур	Min	Max	Тур	inches Min	Max
Α		3.18	3.56		0.125	0.140
A1		1.53	2.41		0.060	0.095
A2		0.38	_		0.015	_
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
СР			0.10			0.004
D		12.32	12.57		0.485	0.495
D1		11.35	11.51		0.447	0.453
D2		4.78	5.66		0.188	0.223
D3	7.62	_	-	0.300	-	_
Е		14.86	15.11		0.585	0.595
E1		13.89	14.05		0.547	0.553
E2		6.05	6.93		0.238	0.273
E3	10.16	-	-	0.400	_	-
е	1.27	-	_	0.050	_	-
F		0.00	0.13		0.000	0.005
R	0.89	-	_	0.035	-	-
N		32			32	




Figure 19. TSOP32 – 32 lead Plastic Thin Small Outline, 8x14 mm, package outline

1. Drawing is not to scale.

Table 31. TSOP32 – 32 lead Plastic Thin Small Outline, 8x14 mm, package mechanical data

		millimeters		inches		
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2		0.950	1.050		0.0374	0.0413
α		0°	5°		0°	5°
В		0.170	0.270		0.0067	0.0106
С		0.100	0.210		0.0039	0.0083
СР			0.100			0.0039
D		13.800	14.200		0.5433	0.5591
D1		12.300	12.500		0.4843	0.4921
е	0.500	-	_	0.0197	_	_
Е		7.900	8.100		0.3110	0.3189
L		0.500	0.700		0.0197	0.0276
N		32			32	




Figure 20. TSOP40 – 40 lead Plastic Thin Small Outline, 10 x 20mm, package outline


1. Drawing is not to scale.

Table 32. TSOP40 – 40 lead Plastic Thin Small Outline, 10 x 20mm, package mechanical data

	moonamour data						
Cumbal		millimeters			inches		
Symbol	Тур	Min	Max	Тур	Min	Max	
А			1.200			0.0472	
A1	0.100	0.050	0.150	0.0039	0.0020	0.0059	
A2	1.000	0.950	1.050	0.0394	0.0374	0.0413	
В	0.220	0.170	0.270	0.0087	0.0067	0.0106	
С		0.100	0.210		0.0039	0.0083	
СР			0.100			0.0039	
D1	10.000	9.900	10.100	0.3937	0.3898	0.3976	
E	20.000	19.800	20.200	0.7874	0.7795	0.7953	
E1	18.400	18.300	18.500	0.7244	0.7205	0.7283	
е	0.500	-	-	0.0197	-	_	
L		0.500	0.700		0.0197	0.0276	
L1	0.800			0.0315			
α	3°	0°	5°	3°	0°	5°	

#### 11 Part numbering

Table 33. Ordering information scheme



P or G = ECOPACK® (RoHs compliant)

- 1. The TSOP32 package is only available in devices of the A type array matrix.
- 2. Devices delivered in this package are Not Recommended for New Design.

Devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

The category of second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

## Appendix A Block and sector address table

Table 34. M50FLW080A block, sector and Lock Register addresses

Block Size (KByte)	Address Range	Block No and Type	Sector Size (KByte)	Sector No	Register Address
	FF000h-FFFFFh		4	47	FBFF002
	FE000h-FEFFFh		4	46	FBFE002
	FD000h-FDFFFh		4	45	FBFD002
	FC000h-FCFFFh		4	44	FBFC002
	FB000h-FBFFFh		4	43	FBFB002
	FA000h-FAFFFh		4	42	FBFA002
	F9000h-F9FFFh		4	41	FBF9002
C4	F8000h-F8FFFh	15	4	40	FBF8002
64	F7000h-F7FFFh	(Top)	4	39	FBF7002
	F6000h-F6FFFh		4	38	FBF6002
	F5000h-F5FFFh		4	37	FBF5002
	F4000h-F4FFFh		4	36	FBF4002
	F3000h-F3FFFh		4	35	FBF3002
	F2000h-F2FFFh		4	34	FBF2002
	F1000h-F1FFFh		4	33	FBF1002
	F0000h-F0FFFh		4	32	FBF0002
	EF000h-EFFFFh		4	31	FBEF002
	EE000h-EEFFFh		4	30	FBEE002
	ED000h-EDFFFh		4	29	FBED002
	EC000h-ECFFFh		4	28	FBEC002
	EB000h-EBFFFh		4	27	FBEB002
	EA000h-EAFFFh		4	26	FBEA002
	E9000h-E9FFFh		4	25	FBE9002
64	E8000h-E8FFFh	14	4	24	FBE8002
04	E7000h-E7FFFh	(Main)	4	23	FBE7002
	E6000h-E6FFFh		4	22	FBE6002
	E5000h-E5FFFh		4	21	FBE5002
	E4000h-E4FFFh		4	20	FBE4002
	E3000h-E3FFFh		4	19	FBE3002
	E2000h-E2FFFh		4	18	FBE2002
	E1000h-E1FFFh		4	17	FBE1002
	E0000h-E0FFFh		4	16	FBE0002

Table 34. M50FLW080A block, sector and Lock Register addresses (continued)

Block Size (KByte)	Address Range Block No and Type		Sector Size (KByte)	Sector No	Register Address
64	D0000h-DFFFFh	13 (Main)			FBD0002
64	C0000h-CFFFFh	12 (Main)		•	FBC0002
64	B0000h-BFFFFh	11 (Main)		•	FBB0002
64	A0000h-AFFFFh	10 (Main)		•	FBA0002
64	90000h-9FFFFh	9 (Main)		•	FB90002
64	80000h-8FFFFh	8 (Main)		•	FB80002
64	70000h-7FFFFh	7 (Main)		•	FB70002
64	60000h-6FFFFh	6 (Main)		•	FB60002
64	50000h-5FFFFh	5 (Main)		•	FB50002
64	40000h-4FFFFh	4 (Main)		•	FB40002
64	30000h-3FFFFh	3 (Main)		•	FB30002
64	20000h-2FFFFh	0h-2FFFFh 2 (Main)		•	FB20002
64	10000h-1FFFFh	1 (Main)	1		FB10002
	0F000h-0FFFFh		4	15	FB0F002
	0E000h-0EFFFh		4	14	FB0E002
	0D000h-0DFFFh		4	13	FB0D002
	0C000h-0CFFFh		4	12	FB0C002
	0B000h-0BFFFh		4	11	FB0B002
	0A000h-0AFFFh		4	10	FB0A002
	09000h-09FFFh		4	9	FB09002
64	08000h-08FFFh	0	4	8	FB08002
04	07000h-07FFFh	(Main)	4	7	FB07002
	06000h-06FFFh		4	6	FB06002
	05000h-05FFFh		4	5	FB05002
	04000h-04FFFh		4	4	FB04002
	03000h-03FFFh		4	3	FB03002
	02000h-02FFFh		4	2	FB02002
	01000h-01FFFh		4	1	FB01002
	00000h-00FFFh		4	0	FB00002

In LPC mode, a most significant nibble, F, must be added to the memory address. For all registers, A22=0, and the remaining address bits should be set according to the rules shown in the ADDR field of *Table 6* to *Table 9*.

Table 35. M50FLW080B block, sector and Lock Register addresses

Block Size (KByte)	Address Range	Block No and Type	Sector Size (KByte)	Sector No	Register Address
	FF000h-FFFFFh		4	47	FBFF002
	FE000h-FEFFFh		4	46	FBFE002
	FD000h-FDFFFh		4	45	FBFD002
	FC000h-FCFFFh		4	44	FBFC002
	FB000h-FBFFFh		4	43	FBFB002
	FA000h-FAFFFh		4	42	FBFA002
	F9000h-F9FFFh		4	41	FBF9002
0.4	F8000h-F8FFFh	15	4	40	FBF8002
64	F7000h-F7FFFh	(Top)	4	39	FBF7002
	F6000h-F6FFFh		4	38	FBF6002
	F5000h-F5FFFh		4	37	FBF5002
	F4000h-F4FFFh		4	36	FBF4002
	F3000h-F3FFFh		4	35	FBF3002
	F2000h-F2FFFh		4	34	FBF2002
	F1000h-F1FFFh		4	33	FBF1002
	F0000h-F0FFFh		4	32	FBF0002
64	E0000h-EFFFFh	14 (Main)			FBE0002
64	D0000h-DFFFFh	13 (Main)			FBD0002
64	C0000h-CFFFFh	12 (Main)			FBC0002
64	B0000h-BFFFFh	11 (Main)			FBB0002
64	A0000h-AFFFFh	10 (Main)			FBA0002
64	90000h-9FFFFh	9 (Main)			FB90002
64	80000h-8FFFFh	8 (Main)			FB80002
64	70000h-7FFFFh	7 (Main)			FB70002
64	60000h-6FFFFh	6 (Main)			FB60002
64	50000h-5FFFFh	5 (Main)			FB50002
64	40000h-4FFFFh	4 (Main)			FB40002
64	30000h-3FFFFh	3 (Main)			FB30002
64	20000h-2FFFFh	2 (Main)			FB20002

Table 35. M50FLW080B block, sector and Lock Register addresses (continued)

Block Size (KByte)	Address Range	Block No and Type	Sector Size (KByte)	Sector No	Register Address
	1F000h-1FFFFh		4	31	FB1F002
	1E000h-1EFFFh		4	30	FB1E002
	1D000h-1DFFFh		4	29	FB1D002
	1C000h-1CFFFh		4	28	FB1C002
	1B000h-1BFFFh		4	27	FB1B002
	1A000h-1AFFFh		4	26	FB1A002
	19000h-19FFFh		4	25	FB19002
64	18000h-18FFFh	1 (Main)	4	24	FB18002
64	17000h-17FFFh	1 (Main)	4	23	FB17002
	16000h-16FFFh		4	22	FB16002
	15000h-15FFFh		4	21	FB15002
	14000h-14FFFh		4	20	FB14002
	13000h-13FFFh		4	19	FB13002
	12000h-12FFFh	-	4	18	FB12002
	11000h-11FFFh		4	17	FB11002
	10000h-10FFFh		4	16	FB10002
	0F000h-0FFFFh		4	15	FB0F002
	0E000h-0EFFFh		4	14	FB0E002
	0D000h-0DFFFh		4	13	FB0D002
	0C000h-0CFFFh		4	12	FB0C002
	0B000h-0BFFFh		4	11	FB0B002
	0A000h-0AFFFh		4	10	FB0A002
	09000h-09FFFh		4	9	FB09002
64	08000h-08FFFh	0	4	8	FB08002
04	07000h-07FFFh	(Main)	4	7	FB07002
	06000h-06FFFh		4	6	FB06002
	05000h-05FFFh		4	5	FB05002
	04000h-04FFFh		4	4	FB04002
	03000h-03FFFh		4	3	FB03002
	02000h-02FFFh		4	2	FB02002
	01000h-01FFFh		4	1	FB01002
	00000h-00FFFh		4	0	FB00002

In LPC mode, a most significant nibble, F, must be added to the memory address. For all registers, A22=0, and the remaining address bits should be set according to the rules shown in the ADDR field of *Table 6* to *Table 9*.

### Appendix B Flowcharts and pseudo codes




Figure 21. Program flowchart and pseudo code

- A Status check of SR1 (Protected Block/Sector), SR3 (V<sub>PP</sub> invalid) and SR4 (Program Error) can be made after each Program operation by following the correct command sequence.
- If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.




Figure 22. Double/Quadruple Byte Program flowchart and pseudo code (FWH mode only)

- 1. A Status check of SR3 ( $V_{PP}$  Invalid) and SR4 (Program Error) can be made after each program operation by following the correct command sequence.
- 2. If an error is found, the Status Register must be cleared before further Program/Erase operations.
- 3. A0 and/or A1 are treated as Don't Care (A0 for Double Byte Program and A1-A0 for Quadruple Byte Program). For Double Byte Program: Starting at the Start Address, the first data Byte is programmed at the even address, and the second at the odd address. For Quadruple Byte Program: Starting at the Start Address, the first data Byte is programmed at the address that has A1-A0 at 00, the second at the address that has A1-A0 at 01, the third at the address that has A1-A0 at 10, and the fourth at the address that has A1-A0 at 11.




Figure 23. Quadruple Byte Program flowchart and pseudo code (A/A Mux interface only)

- A Status check of SR3 (V<sub>PP</sub> invalid) and SR4 (Program Error) can be made after each Program operation by following the correct command sequence.
- If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.
- Address 1, Address 2, Address 3 and Address 4 must be consecutive addresses differing only for address bits A0 and A1.




Figure 24. Program Suspend and Resume flowchart and pseudo code

- 1. If an error is found, the Status Register must be cleared before further Program/Erase operations.
- 2. Any address within the bank can equally be used.




Figure 25. Chip Erase flowchart and pseudo code (A/A Mux interface only)

 If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.




Figure 26. Sector/Block Erase flowchart and pseudo code

- If the Block Erase command is used on a block that is split into 4KByte sectors, each of the 16 sectors of the block should be unlocked before performing the erase operation.
- If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.




Figure 27. Erase Suspend and Resume flowchart and pseudo code

### 12 Revision history

Table 36. Document revision history

Date	Version	Changes
02-Feb-2004	0.1	First Issue
21-Apr-2004	0.2	TSOP32 package added
24-May-2004	1.0	First public release
18-Aug-2004	2.0	Pins 2 and 5 of the TSOP32 Connections illustration corrected
21-Jun-2005	3.0	Datasheet status changed to Full Datasheet.
26-Oct-2006	4	Document converted to new ST template.  Packages are ECOPACK® compliant. T <sub>LEAD</sub> removed from <i>Table 19: Absolute maximum ratings</i> . Blank option removed below <i>Plating Technology</i> in <i>Table 33: Ordering information scheme</i> .  TSOP40 (N) package is Not Recommended for New Design. TSOP32 (NB) package only available in A type array matrix devices. TSOP40 package specifications updated (see <i>Table 32</i> and <i>Figure 20</i> ).

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com