

SPEC No. EL067050 ISSUE: Oct. 4. 1995

T o ;

# REFERENCE SPECIFICATIONS

Product Type 120 Output LCD Common Driver

Model No. \_\_\_\_LH1530F

If you have any objections, please contact us before issuing purchasing order.

CUSTOMERS ACCEPTANCE

DATE:

BY:

**PRESENTED** 

M. SHIOTA

Dept. General Manager

REVIEWED BY:

ENGINEERING DEPARTMENT I LOGIC IC ENGINEERING CENTER

A. Mishioka S. S.

TENRI INTEGRATED CIRCUITS (IC) GROUP

SHARP CORPORATION



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- ●When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - •Instrumentation and measuring equipment
    - ·Machine tools
    - ·Audiovisual equipment
    - ·Home appliances
    - ·Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - · Mainframe computers
    - •Traffic control systems
    - ·Gas leak detectors and automatic cutoff devices
    - •Rescue and security equipment
    - •Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - ·Aerospace equipment
    - •Communications equipment for trunk lines
    - •Control equipment for the nuclear power industry
    - •Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



## LH1530F

1

## Contents

		Page
1.	Summary	2
2.	Features ·····	2
3.	Block Diagram ·····	3
4.	Functional Operations of Each Block ······	3
5.	Pin Configuration ·····	4
6.	Pin Descriptions ······	4
7.	Description of Functional Operations ·····	7
8.	Precaution ·····	11
9.	Absolute Maximum Ratings	12
10.	Recommended Operating Conditions	12
11.	Electrical Characteristics	12
12.	Example of System Configuration	14
13.	Example of Typical Characteristic ······	15
14.	Package and Packing Specification ·····	16

#### 1. Summary

The LH1530F is a 120 output common driver LSI suitable for driving large scale dot matrix LC panels using as personal computers/work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LC module. When combined with the LH1540 Segment Driver, a low power consuming. high-precision LC panel display can be assembled. Data input/output pins are bidirectional, four data shift directions are pin-selectable.

#### 2. Features

 Supply voltage for LC drive : +15.0 to +42.0 V

: 120 Number of LC drive outputs

Low output impedance

: 4.0 MHz (Max.)  $(V_{DD}=+5 V\pm 10\%)$ Shift clock frequency

: 3.0 MHz (Max.)  $(V_{DD} = +2.5 \text{ to } +4.5 \text{ V})$ 

 Low power consumption Supply voltage for the logic system : +2.5 to +5.5 V

• Built-in 120-bits bidirectional shift register (divisible into 60-bits x2)


· Available in a single mode (120-bits shift register) or in a dual mode (60-bits shift register x2)

Single mode

The above 4 shift directions are pin-selectable

- · Shift register circuit reset function when DISPOFF active
- · Supports high capacity LC panel display when combined with the LH1540 Segment Driver
- CMOS silicon gate process(P-type Silicon Substrate)
- : 138 pin TCP (Tape Carrier Package) Package
- Not designed or rated as radiation hardened

## 3. Block Diagram




## 4. Functional Operation of Each Block

Block	Function					
Shift Register	Shifts data from the data input pin on the falling edge of the CK signal, based on the data shift direction and mode setting received from the control logic block.					
Level Shifter	The logic voltage signal is level-shifted to the LC drive voltage level, and outputs to the driver block.					
4-Level Driver	Drives the LC driver output pins from the shift register data, selecting one of 4 levels $(V_0,\ V_1,\ V_4,\ V_5)$ based on the FR and DISPOFF signals.					
Control Logic	Controls the shift register's direction of data shift and mode setting in response to a SHL and MODE signal input.					



## 5. Pin Configuration




#### 6. Pin Descriptions

#### 6-1. Pin Designations

Pin No.	Symbol	I/0	Designation
1 to 120	01-0120	0	LC drive output
121, 138	V <sub>OL</sub> , V <sub>OR</sub>	_	Power supply for LC drive
122. 137	V <sub>1L</sub> ,V <sub>1R</sub>	-	Power supply for LC drive
123, 136	V <sub>4L</sub> ,V <sub>4R</sub>		Power supply for LC drive
124, 135	V <sub>5L</sub> ,V <sub>5R</sub>		Power supply for LC drive
125	V <sub>ss</sub>	_	Ground (0 V)
126. 133	DIO2,DIO1	I/0	Data input/output for shift register
127	FR	I	AC-converting signal input for LC drive waveform
128	DISPOFF	Ī	Control input for deselect output level
129	SHL	I	Shift direction selection for shift register
130	MODE	I	Mode selection input
131	DMIN	I	Dual mode data input
132	CK	I	Shift clock input for shift register
134	V <sub>D D</sub>	-	Power supply for logic system (+2.5 to +5.5 V)




## 6-2. Input/Output Circuits



[Applicable pins]
SHL,MODE.DISPOFF
FR,CK


Fig. 1 Input Circuit(1)



[Applicable pins]
DMIN


Fig. 2 Input Circuit(2)





[Applicable pins]
DIO1,DIO2

Fig. 3 Input/Output Circuit



[Applicable pins]  $0_1-0_{120}$ 

Fig.4 LC Drive Output Circuit



## 7. Description of Functional Operations

## 7-1. Pin Functions

Symbol   Function	7-1. Pin	Functions
V <sub>SS</sub>	Symbol	Function
Von. Vol. Vol. Vol. Vol. Vol. Vol. Vol. Vol	V <sub>DD</sub>	
VIR.V1L V4R.V4L V5R.V4L V5R.V5L  DIO1  DIO2  Bidirectional shift register shift data input/output pin  -Input pin for left shift, output pin for right shift. When DIO2 is used as output pin for right shift, it will be pull-down. When DIO2 is used as input pin for right shift, it will be pull-down. When DIO2 is used as input pin for right shift, it will be pull-down. When DIO2 is used as input pin for right shift, it will be pull-down. When DIO2 is used as input pin for right shift, it will be pull-down. When DIO2 is used as input pin for right shift, it will be pull-down. When DIO2 is used as output pin for right shift, it will be pull-down. When DIO2 is used as output pin for right shift, it will be pull-down. When DIO2 is used as output pin for right shift, it won't be pull-down.  CK  Bidirectional shift register shift clock pulse input pin Data is shifted on the falling edge of the clock pulse.  SHL  Bidirectional shift register shift direction selection pin Data is shifted right when set to Vs level "H".  DISPOFF  Control input pin for output deselect level The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit. When set to Vs level "L", the LC drive output pins (O₁-O₁20) are set to level Vs.  While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V₁ or V₄), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR  AC signal input for driving waveform The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  -Inputs a normal frame inversion signal.	Υss	
V <sub>4R</sub> , V <sub>4L</sub> Sensure that voltages are set such that V <sub>5x</sub> ≤V <sub>5</sub> <v<sub>4<v<sub>1<v<sub>0  V<sub>5R</sub>, V<sub>5L</sub>  To further reduce the difference between the output waveforms of LC driver output pins O₁ and O₁₂₀, externally connect V₁κ and V₁L (i=0, 1, 4, 5).  DIO₁  Bidirectional shift register shift data input/output pin  Input pin for right shift, output pin for left shift.  When DIO₁ is used as input pin for right shift, it will be pull-down.  When DIO₂ is used as output pin for left shift, it won't be pull-down.  DIO₂  Bidirectional shift register shift data input/output pin  Input pin for left shift, output pin for right shift.  When DIO₂ is used as input pin for left shift, it will be pull-down.  When DIO₂ is used as output pin for right shift, it won't be pull-down.  CK  Bidirectional shift register shift clock pulse input pin  Data is shifted on the falling edge of the clock pulse.  SHL  Bidirectional shift register shift direction selection pin  Data is shifted right when set to V₅, level "L", and data is shifted left when set to V₅, level "L". and data is shifted left when set to V₅, level "H".  DISPOFF  Control input pin for output deselect level  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  When set to V₅, level "L", the LC drive output pins (O₁-O₁₂₀) are set to level V₅.  While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V₁ or V₄), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR  AC signal input for driving waveform  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  Inputs a normal frame inversion signal.</v<sub></v<sub></v<sub>	Vor, Vol	
<ul> <li>V<sub>SR</sub>, V<sub>SL</sub></li></ul>	V <sub>1R</sub> ,V <sub>1L</sub>	•Normally, the bias voltage used is set by a resistor divider.
driver output pins 01 and 0120, externally connect V1x and V1L (1=0, 1, 4, 5).  DIO1 Bidirectional shift register shift data input/output pin . Input pin for right shift, output pin for left shift. When DIO1 is used as input pin for right shift, it will be pull-down. When DIO1 is used as output pin for left shift, it won't be pull-down.  DIO2 Bidirectional shift register shift data input/output pin . Input pin for left shift, output pin for right shift. When DIO2 is used as input pin for left shift, it will be pull-down. When DIO2 is used as output pin for right shift, it won't be pull-down.  CK Bidirectional shift register shift clock pulse input pin . Data is shifted on the falling edge of the clock pulse.  Bidirectional shift register shift direction selection pin . Data is shifted right when set to Vss level "L", and data is shifted left when set to Vsb level "H".  DISPOFF Control input pin for output deselect level . The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  When set to Vss level "L", the LC drive output pins (O1-O120) are set to level Vs.  While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V1 or V4), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.	V <sub>4R</sub> ,V <sub>4L</sub>	•Ensure that voltages are set such that $V_{ss} \leq V_{s} < V_{4} < V_{1} < V_{0}$
<ul> <li>Input pin for right shift, output pin for left shift.         When DIO1 is used as input pin for right shift, it will be pull-down.         When DIO2 is used as output pin for left shift, it won't be pull-down.</li></ul>	V <sub>5R</sub> ,V <sub>5L</sub>	driver output pins $0_1$ and $0_{120}$ , externally connect $V_{iR}$ and $V_{iL}$ (i=0, 1, 4, 5).
When DIO1 is used as input pin for right shift, it will be pull-down.  When DIO1 is used as output pin for left shift, it won't be pull-down.  DIO2 Bidirectional shift register shift data input/output pin  'Input pin for left shift, output pin for right shift.  When DIO2 is used as input pin for left shift, it will be pull-down.  When DIO2 is used as output pin for right shift, it won't be pull-down.  CK Bidirectional shift register shift clock pulse input pin  'Data is shifted on the falling edge of the clock pulse.  SHL Bidirectional shift register shift direction selection pin  'Data is shifted right when set to Vss level "L", and data is shifted left when set to VpD level "H".  DISPOFF Control input pin for output deselect level  'The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  'When set to Vss level "L", the LC drive output pins (O1-O120) are set to level Vs.  'While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V1 or V4), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform  'The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  'Inputs a normal frame inversion signal.	DIOi	Bidirectional shift register shift data input/output pin
When DIO1 is used as output pin for left shift, it won't be pull-down.  DIO2 Bidirectional shift register shift data input/output pin -!nput pin for left shift, output pin for right shift. When DIO2 is used as input pin for left shift, it will be pull-down. When DIO2 is used as output pin for right shift, it won't be pull-down.  CK Bidirectional shift register shift clock pulse input pin -Data is shifted on the falling edge of the clock pulse.  SHL Bidirectional shift register shift direction selection pin -Data is shifted right when set to Vss level "L", and data is shifted left when set to Vpb level "H".  DISPOFF Control input pin for output deselect level -The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit. When set to Vss level "L", the LC drive output pins (O1-O120) are set to level Vs. While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V1 or V4), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform -The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.	1	•Input pin for right shift, output pin for left shift.
DIO2  Bidirectional shift register shift data input/output pin  'Input pin for left shift, output pin for right shift.  When DIO2 is used as input pin for left shift, it will be pull-down.  When DIO2 is used as output pin for right shift, it won't be pull-down.  CK  Bidirectional shift register shift clock pulse input pin  'Data is shifted on the falling edge of the clock pulse.  SHL  Bidirectional shift register shift direction selection pin  'Data is shifted right when set to Vss level "L", and data is shifted left when set to Vsb level "H".  DISPOFF  Control input pin for output deselect level  'The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  'When set to Vss level "L", the LC drive output pins (O1-O120) are set to level Vs.  'While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V1 or V4), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR  AC signal input for driving waveform  'The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  'Inputs a normal frame inversion signal.		When DIO; is used as input pin for right shift, it will be pull-down.
DIO2  Bidirectional shift register shift data input/output pin  Input pin for left shift, output pin for right shift.  When DIO2 is used as input pin for left shift, it will be pull-down.  When DIO2 is used as output pin for right shift, it won't be pull-down.  CK  Bidirectional shift register shift clock pulse input pin  Data is shifted on the falling edge of the clock pulse.  Bidirectional shift register shift direction selection pin  Data is shifted right when set to Vss level "L", and data is shifted left when set to Vsb level "H".  DISPOFF  Control input pin for output deselect level  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  When set to Vss level "L", the LC drive output pins (O1-O120) are set to level Vs.  While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V1 or V4), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR  AC signal input for driving waveform  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  Inputs a normal frame inversion signal.		When DIO; is used as output pin for left shift, it won't be
<ul> <li>Input pin for left shift, output pin for right shift. When DIO2 is used as input pin for left shift, it will be pull-down. When DIO2 is used as output pin for right shift, it won't be pull-down.</li> <li>CK Bidirectional shift register shift clock pulse input pin Data is shifted on the falling edge of the clock pulse.</li> <li>Bidirectional shift register shift direction selection pin Data is shifted right when set to Vss level "L", and data is shifted left when set to Vob level "H".</li> <li>Control input pin for output deselect level The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit. When set to Vss level "L", the LC drive output pins (O1-O120) are set to level V5.</li> <li>While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V1 or V4), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.</li> <li>FR AC signal input for driving waveform The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.</li> <li>Inputs a normal frame inversion signal.</li> </ul>		
When DIO2 is used as input pin for left shift, it will be pull-down.  When DIO2 is used as output pin for right shift, it won't be pull-down.  CK  Bidirectional shift register shift clock pulse input pin  Data is shifted on the falling edge of the clock pulse.  SHL  Bidirectional shift register shift direction selection pin  Data is shifted right when set to Vss level "L", and data is shifted left when set to Vsb level "H".  DISPOFF  Control input pin for output deselect level  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  When set to Vss level "L", the LC drive output pins (O1-O120) are set to level Vs.  While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V1 or V4), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR  AC signal input for driving waveform  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.	DIO2	Bidirectional shift register shift data input/output pin
When DIO2 is used as output pin for right shift, it won't be pull-down.  CK  Bidirectional shift register shift clock pulse input pin  Data is shifted on the falling edge of the clock pulse.  SHL  Bidirectional shift register shift direction selection pin  Data is shifted right when set to Vss level "L", and data is shifted left when set to Vpb level "H".  DISPOFF  Control input pin for output deselect level  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  When set to Vss level "L", the LC drive output pins (O1-O120) are set to level Vs.  While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V1 or V4), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR  AC signal input for driving waveform  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  Inputs a normal frame inversion signal.		
CK Bidirectional shift register shift clock pulse input pin Data is shifted on the falling edge of the clock pulse.  SHL Bidirectional shift register shift direction selection pin Data is shifted right when set to Vss level "L". and data is shifted left when set to Vpd level "H".  DISPOFF Control input pin for output deselect level The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit. When set to Vss level "L", the LC drive output pins (O1-O120) are set to level V5. While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V1 or V4), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.		
CK Bidirectional shift register shift clock pulse input pin		When DIO <sub>2</sub> is used as output pin for right shift, it won't be
SHL Bidirectional shift register shift direction selection pin  Data is shifted right when set to Vss level "L", and data is shifted left when set to Vpd level "H".  DISPOFF Control input pin for output deselect level  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  When set to Vss level "L", the LC drive output pins (O1-O120) are set to level Vs.  While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V1 or V4), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  Inputs a normal frame inversion signal.		
Bidirectional shift register shift direction selection pin  Data is shifted right when set to V <sub>ss</sub> level "L", and data is shifted left when set to V <sub>DD</sub> level "H".  DISPOFF  Control input pin for output deselect level  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  When set to V <sub>ss</sub> level "L", the LC drive output pins (O <sub>1</sub> -O <sub>120</sub> ) are set to level V <sub>5</sub> .  While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V <sub>1</sub> or V <sub>4</sub> ), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR  AC signal input for driving waveform  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  Inputs a normal frame inversion signal.	CK	Bidirectional shift register shift clock pulse input pin
•Data is shifted right when set to V <sub>ss</sub> level "L". and data is shifted left when set to V <sub>DD</sub> level "H".  DISPOFF Control input pin for output deselect level •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit. •When set to V <sub>ss</sub> level "L", the LC drive output pins (O <sub>1</sub> -O <sub>120</sub> ) are set to level V <sub>5</sub> . •While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V <sub>1</sub> or V <sub>4</sub> ), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit. •Inputs a normal frame inversion signal.		·Data is shifted on the falling edge of the clock pulse.
shifted left when set to V <sub>DD</sub> level "H".  DISPOFF Control input pin for output deselect level  •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  •When set to V <sub>SS</sub> level "L", the LC drive output pins (O <sub>1</sub> -O <sub>120</sub> ) are set to level V <sub>S</sub> .  •While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V <sub>1</sub> or V <sub>4</sub> ), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform  •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  •Inputs a normal frame inversion signal.	SHL	
DISPOFF Control input pin for output deselect level  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  When set to V <sub>ss</sub> level "L", the LC drive output pins (O <sub>1</sub> -O <sub>120</sub> ) are set to level V <sub>5</sub> .  While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V <sub>1</sub> or V <sub>4</sub> ), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform  The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  Inputs a normal frame inversion signal.	1	·Data is shifted right when set to $V_{ss}$ level "L". and data is
<ul> <li>The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.</li> <li>When set to V<sub>ss</sub> level "L", the LC drive output pins (O<sub>1</sub>-O<sub>120</sub>) are set to level V<sub>5</sub>.</li> <li>While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V<sub>1</sub> or V<sub>4</sub>), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.</li> <li>FR AC signal input for driving waveform</li> <li>The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.</li> <li>Inputs a normal frame inversion signal.</li> </ul>		shifted left when set to $V_{DD}$ level "H".
drive voltage level, and controls LC drive circuit.  •When set to V <sub>s</sub> s level "L", the LC drive output pins (O <sub>1</sub> -O <sub>120</sub> ) are set to level V <sub>5</sub> .  •While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V <sub>1</sub> or V <sub>4</sub> ), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR  AC signal input for driving waveform  •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  •Inputs a normal frame inversion signal.	DISPOFF	
<ul> <li>When set to V<sub>ss</sub> level "L", the LC drive output pins (O<sub>1</sub>-O<sub>120</sub>) are set to level V<sub>5</sub>.</li> <li>While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V<sub>1</sub> or V<sub>4</sub>), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.</li> <li>FR AC signal input for driving waveform</li> <li>The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.</li> <li>Inputs a normal frame inversion signal.</li> </ul>		i l
set to level V <sub>5</sub> .  •While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V <sub>1</sub> or V <sub>4</sub> ), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform  •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  •Inputs a normal frame inversion signal.		drive voltage level, and controls LC drive circuit.
<ul> <li>While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V<sub>1</sub> or V<sub>4</sub>), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.</li> <li>FR AC signal input for driving waveform</li> <li>The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.</li> <li>Inputs a normal frame inversion signal.</li> </ul>		•When set to $V_{ss}$ level "L", the LC drive output pins $(0_1-0_{120})$ are
reading data. When the DISPOFF function is canceled, the driver outputs deselect level (V <sub>1</sub> or V <sub>4</sub> ), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform  • The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  • Inputs a normal frame inversion signal.		
outputs deselect level (V <sub>1</sub> or V <sub>4</sub> ), and the shift data is reading on the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform  •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  •Inputs a normal frame inversion signal.		
the falling edge of the CK. That time, if DISPOFF removal time can not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform  • The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  • Inputs a normal frame inversion signal.		reading data. When the DISPOFF function is canceled, the driver
not keep regulation what is shown AC characteristics (Page 4), the shift data is not reading correctly.  FR AC signal input for driving waveform  • The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  • Inputs a normal frame inversion signal.	ļ	outputs deselect level ( $V_1$ or $V_4$ ), and the shift data is reading on
shift data is not reading correctly.  FR AC signal input for driving waveform  • The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  • Inputs a normal frame inversion signal.		the falling edge of the CK. That time, if DISPOFF removal time can
FR AC signal input for driving waveform  •The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.  •Inputs a normal frame inversion signal.		not keep regulation what is shown AC characteristics (Page 4), the
•The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit. •Inputs a normal frame inversion signal.		
drive voltage level, and controls LC drive circuit. •Inputs a normal frame inversion signal.	FR	
·Inputs a normal frame inversion signal.		
		<u> </u>
•The LC driver output pin's output voltage level can be set using		·Inputs a normal frame inversion signal.
		•The LC driver output pin's output voltage level can be set using
the shift register output signal and the FR signal.		the shift register output signal and the FR signal.
•Truth table is shown in 7-2-1.		•Truth table is shown in 7-2-1.



Symbol	Function
MODE	Mode select pin
	•When set V <sub>ss</sub> level "L". Single Mode operation is selected, when set
	to V <sub>DD</sub> level "H", Dual Mode operation is selected.
DMIN	Dual Mode data input pin
	<ul> <li>According to the data shift direction of the data shift register,</li> </ul>
	data can be input starting from the 61st bit.
	When the chip is used as Dual Mode, DMIN will be pull-down.
	When the chip is used as Single Mode, DMIN won't be pull-down.
01-0120	LC driver output pins
	•Corresponding directly to each bit of the shift register, one level
	$(V_0,\ V_1,\ V_4,\ or\ V_5)$ is selected and output.

#### 7-2. Functional Operations

#### 7-2-1. Truth Table

FR	Latch Data		Driver Output Voltage Level (0 <sub>1</sub> -0 <sub>120</sub> )
L	Ĺ	Н	V <sub>4</sub>
L	Н	Н	V <sub>o</sub>
Н	L	Н	V <sub>1</sub>
Н	Н	Н	V <sub>5</sub>
Х	Х	L	V <sub>5</sub>

Here,  $V_{s\,s} \leq V_5 < V_4 < V_1 < V_0$ , L: $V_{s\,s}$  (0 V), H: $V_{D\,D}$  (+2.5 V to +5.5 V), x: Don't care [Note]"Don't care" should be fixed to "H" or "L", avoiding floating. There are two kinds of power supply (logic level voltage, LC drive voltage) for LCD driver, Please supply regular voltage which assigned by specification for each power pin.

7-2-2. Relationship between the Data I/O Pins and Data Transfer Direction

MODE	SHL	DIO <sub>1</sub>	DIO2	DMIN	Data Transfer Direction
L	L(shift to right)	Input	Output	X	$O_1 \rightarrow O_{120}$
(Single)	H(shift to left)	Output	Input	X	$O_{120} \rightarrow O_{1}$
	L(shift to right)	Input	Output	Input	O <sub>1</sub> → O <sub>6 0</sub>
Н	,				$O_{61} \rightarrow O_{120}$
(Dual)	H(shift to left)	Output	Input	Input	O <sub>120</sub> → O <sub>61</sub>
					$O_{60} \rightarrow O_{1}$

Here, L: $V_{ss}(0\ V)$ , H: $V_{DD}(+2.5\ V\ to\ +5.5\ V)$ , x: Don't care [Note]"Don't care" should be fixed to "H" or "L", avoiding floating.



#### 7-2-3. Connection Examples for Plural Common Drivers




Fig. 1 Single Mode (Shifting toward right)




Fig. 2 Single Mode (Shifting toward left)






Fig. 3 Dual Mode (Shifting toward right)




Fig. 4 Dual Mode (Shifting toward left)




#### 8. Precaution

- OPrecaution when connecting or disconnecting the power
  This LSI has a high-voltage LCD driver, so it may be permanently damaged by
  a high current which may flow if a voltage is supplied to the LC drive
  power supply while the logic system power supply is floating.
  The detail is as follows.
- When connecting the power supply, connect the LC drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LC drive power.
- We recommend you connecting the serial resistor (50 to 1000) to the LC drive power  $V_0$  of the system as a current limitter resistor. And set up the suitable value of the resistor in consideration of LC display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connect the LC drive power supply after resetting logic condition of this LSI inside on  $\overline{\text{DISPOFF}}$  function. After that, cancel the  $\overline{\text{DISPOFF}}$  function after the LC drive power supply has become stable. Furthermore, when disconnecting the power, set the LC drive output pins to level  $V_5$  on  $\overline{\text{DISPOFF}}$  function. After that, disconnect the logic system power after disconnecting the LC drive power.

When connecting the power supply, show the following recommend sequence.



#### 9. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	V <sub>D D</sub>	Ta=25 ℃	V <sub>D D</sub>	-0.3 to $+7.0$	V
Supply voltage (2)	V <sub>o</sub>	Referenced	V <sub>OL</sub> , V <sub>OR</sub>	-0.3 to +45.0	V
	V 1	to V <sub>ss</sub> (0 V)	V <sub>1L</sub> ,V <sub>1R</sub>	$-0.3$ to $V_0 + 0.3$	V
	V 4	1	V <sub>4L</sub> ,V <sub>4R</sub>	$-0.3$ to $V_0 + 0.3$	V
	V 5	1	V <sub>5 L</sub> , V <sub>5 R</sub>	$-0.3$ to $V_0 + 0.3$	V
Input voltage	V 1		DIO <sub>1</sub> .DIO <sub>2</sub> .DMIN.SHL MODE.CK,FR,DISPOFF	$-0.3$ to $V_{DD}+0.3$	V
Storage temperature	Tstg			-45 to +125	r

## 10. Recommended Operating Conditions

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Supply voltage(1)	V <sub>DD</sub>	Note	V <sub>D D</sub>	+2.5		+5.5	V
Supply voltage(2)		Referenced to $V_{ss}(0 V)$	V <sub>OL</sub> , V <sub>OR</sub>	+15.0		+42.0	٧
Operating temperature	Topr			-20		+85	r

#### (Note)

Ensure that voltages are set such that  $V_{s,s} \le V_5 < V_4 < V_1 < V_0$ .

## 11. Electrical Characteristics

## 11-1. DC Characteristics

 $(V_{SS}=V_{5}=0 \text{ V}, V_{DD}=+2.5 \text{ to } +5.5 \text{ V}, V_{0}=+15.0 \text{ to } +42.0 \text{ V}, Ta=-20 \text{ to } +85 \text{ }^{\circ})$ 

S ...

	<del> </del>		.5 v, v <sub>0</sub> =+15.0 to +42				
Parameter	Symbol	Conditions	Applicable pins	Min.	Тур.	Max.	unit
Input voltage	V <sub>1 н</sub>		DIO <sub>1</sub> ,DIO <sub>2</sub> ,CK,DMIN	0.8V <sub>DD</sub>			V
<i>‡</i>	VIL		SHL, FR, DISPOFF, MODE			0.2V <sub>DD</sub>	V
Output voltage	V <sub>он</sub>	$I_{OH}=-0.4$ mA	DIO <sub>1</sub> ,DIO <sub>2</sub>	$V_{DD}-0.4$			V
	Vor	$I_{oL}=+0.4$ mA				+0.4	V
Input leakage current	Істн	$V_I = V_{DD}$	CK, SHL, FR, DISPOFF MODE			+10.0	μA
	ILIL	V <sub>I</sub> =V <sub>SS</sub>	CK,SHL,FR,DIO <sub>1</sub> ,DIO <sub>2</sub> DISPOFF,DMIN,MODE			-10.0	μA
Input pull-down current	IPD	$V_I = V_{DD}$	DIO <sub>1</sub> ,DIO <sub>2</sub> ,DMIN			+100.0	μA
Output resistance	Ron	$ \Delta V_{ON}  V_0 = 40$	VO <sub>1</sub> - O <sub>120</sub>		0.7	1.0	kΩ
		$=0.5 \text{ V } V_0 = 30 $	Ž		1.0	1.5	
		$V_0 = 20$	Ž		1.5	2.0	
Stand-by current	Ista	*1	V <sub>ss</sub>			50.0	μА
Consumed current (1)	IDD	*2	V <sub>D D</sub>			60.0	μA
Consumed current (2)	I <sub>o</sub>	*2	V <sub>0</sub>			120.0	μΑ
[Noto]							

#### [Note]

\*1:  $V_{DD} = +5.0 \text{ V}, V_{0} = +42.0 \text{ V}, V_{I} = V_{SS}$ 


\*2:  $V_{DD}$ =+5.0 V,  $V_{0}$ =+42.0 V,  $f_{CK}$ =41.6 kHz,  $f_{FR}$ =80 Hz case of 1/480 duty operation, No-load

## 11-2. AC Characteristics


 $(V_{ss}=V_{5}=0 \text{ V}, V_{DD}=+2.5 \text{ to } +5.5 \text{ V}, V_{0}=+15.0 \text{ to } +42.0 \text{ V}. Ta=-20 \text{ to } +85 \text{ }^{\circ})$ 

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Shift clock period	tcĸ	$V_{pp} = +5 V \pm 10\%$	250			ns
		$V_{DD} = +2.5$ to $+4.5$ V	330			ns
Shift clock "H" pulse	twckh	$V_{DD} = +5 V \pm 10\%$	15			ns
width		$V_{DD} = +2.5$ to +4.5 V	30		-	ns
Data setup time	tsu		30			ns
Data hold time	t <sub>H</sub>		50			ns
Input signal rise time	t <sub>r</sub>				50	ns
Input signal fall time	t <sub>f</sub>				50	ns
DISPOFF removal time	tsp		100			ns
DISPOFF "L" pulse width	twoL		1.2			μs
Output delay time (1)	t <sub>D</sub>	$C_L=15 pF$			170	ns
		$V_{DD} = +5 V \pm 10\%$				
		$C_L = 15 pF$			250	ns
		$V_{DD} = +2.5$ to +4.5 V				•
Output delay time (2)	tpd1,tpd2	C <sub>L</sub> =15 pF			1.2	μs
Output delay time (3)	t <sub>pd3</sub>	$C_L=15 pF$			1.2	μs

## 11-3. Timing Diagram



Timing chart







13. Example of Typical Characteristic

 $(Ta=+25 \text{ %, } V_{SS}=0 \text{ V, } V_{DD}=+5.0 \text{ V})$ 

Parameter	Min.	Typ.	Max.	Unit
Typical Fundamental Rating		10		ns
Propagation Delay Time				



#### 14.PACKAGE AND PACKING SPECIFICATION

1. Package Outline Specification

Refer to drawing No.SPN3291-00

2. Markings

The meanings of the device code printed on each tape carrier package are as follows.

- (1) Date code (example) :  $\frac{4}{a}$   $\frac{41}{b}$   $\frac{0}{c}$ 
  - a) denotes the last figure of Anno Domini (of production)
  - b) denotes the week (of production)
  - c) denotes the number of times of alteration
- 3. Packing Specifications
- (1) Packing Materials

Item	Material	Purpose		
Ree1	Anti-static treated	Packing of tape carrier		
	plastic (405mm dia.)	package.		
Separator	Anti-static treated PET	Protects device and prevents		
		ESD (Electro Static Discharge)		
Laminated aluminium bag520×600mm		Keeping dry		
Adhesive tape paper		Fixing of tape carrier package		
		and separator.		
Carton	Cardboard (420×420×50mm)	Contains a reel		
Labe1	Paper	Indicates production name,		
		lot.No., and quantity		
Desiccant	Silica gel	Keeping dry		

- (2) Packing Form
  - i.Tape carrier package(TCP) is wound on a reel with separator and the end of it are fix with adhesive tape.
  - i.A label indicating production name, lot No. and quantity is stuck on one side of the reel.
  - i. The reel and silica gel is put in a laminated aluminium bag. N<sub>2</sub> gas is enclosed in the bag and the bag is sealed. The same label(i) is affixed to the bag. The bag is put in a carton and the same label(i) is affixed to one side of the carton.

\*specification of label

ТУРЕ	
	PRODUCTION NAME
	LOT NO.
QUANTITY	QUANTITY
LOT (DATE)	SHIPPING DATE

- 4. Miscellaneous
- (1) The length of the tape carrier is 34~46 meters maximum per reel, and depends on shipping quantity.
- (2) Before unpacking, prepare a work bench equipped with anti-static devices. Also, the operator should ware anti-static wrist bands.
- (3) The device, once unpacked, should be stored in a nitrogen gas, room temperature atmosphere and used within 1 week.

ISSUE DATE	JU1.19.1994	APROVE	CHECK	DESIGN	DESIGN	(NOTE)
ISSUE NUMBER	Н6702	4 (	1-1	d.	J. Hidoguch	
S/C NUMBER		A.Juli	they ston	ec.	e. Maloguen	

