

3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH374 ADVANCE INFORMATION

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
 - > 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.65mm pitch SSOP, 0.635mm pitch QSOP, 0.65mm TSSOP packages
- Extended commercial range of -40°C to +85°C
- VCC = $3.3V \pm 0.3V$, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- Vcc = 2.5V ±0.2V
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH374:

- High Output Drivers: ±24mA
- Suitable for heavy loads

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

DESCRIPTION:


This octal postive edge-triggered D-type flip-flop is built using advanced dual metal CMOS technology. The ALVCH374 device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The ALVCH374 has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH374 has a "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.


Functional Block Diagram



EXTENDED COMMERCIAL TEMPERATURE RANGE

MARCH 1999

PIN CONFIGURATION



SSOP/ TVSOP/ TSSOP/ QSOP **TOP VIEW**

PIN DESCRIPTION

Pin Names	Description	
ŌĒ	3-State Output Enable Input (Active LOW)	
CLK	Clock Input	
хD	Data Inputs ⁽¹⁾	
QX	3-State Outputs	

NOTE:

1. These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATING⁽¹⁾

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage	- 0.5 to + 4.6	V
	with Respect to GND		
VTERM(3)	Terminal Voltage	-0.5 to	V
	with Respect to GND	Vcc + 0.5	
Tstg	Storage Temperature	- 65 to + 150	°C
Іоит	DC Output Current	- 50 to + 50	mA
lik	Continuous Clamp Current,	± 50	mA
	VI < 0 or VI > VCC		
Іок	Continuous Clamp Current, Vo < 0	- 50	mA
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		ALVC Lin

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
Соит	Output Capacitance	Vout = 0V	7	9	pF
CI/O	I/O Port Capacitance	VIN = 0V	7	9	pF
NOTE:					ALVC Link

NOTE:

1. As applicable to the device type.

FUNCTION TABLE (each flip=flop) (1)

	Output		
ŌĒ	CLK	хD	χQ
L	1	Н	Н
L	1	L	L
L	H or L	Х	Q_0
Н	Х	Х	Z

NOTE:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High-Impedance
 - ↑ = LOW-to-HIGH Transition
 - Q_0 = Level of Q before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Tes	st Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
ViH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7 V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	-	0.8	
Іін	Input HIGH Current	Vcc = 3.6V	VI = VCC	_	_	± 5	μA
lıL	Input LOW Current	Vcc = 3.6V	VI = GND	_	_	± 5	
Іоzн	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc	_	_	± 10	μA
lozl	(3-State Output pins)		Vo = GND	_	_	± 10	μA
Vik	Clamp Diode Voltage	Vcc = 2.3V, lin = -18mA	١	_	- 0.7	- 1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
Iccl Iccн Iccz	Quiescent Power Supply Current	Vcc = 3.6V Vin = GND or Vcc		_	0.1	10	μA
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc – 0.6V, other inputs at Vcc or GND		_	_	750	μA ALVC Li

NOTE:

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3.0V	VI = 2.0V	- 75	_	_	μA
IBHL			VI = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	V _I = 1.7V	- 45	_	_	μA
IBHL			VI = 0.7V	45	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	± 500	μA
Івньо							

NOTES:

^{1.} Typical values are at Vcc = 3.3V, +25°C ambient.

^{1.} Pins with Bus-hold are identified in the pin description.

^{2.} Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Co	onditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	IOH = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	IOH = - 24mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	I _{OL} = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3.0V	IOL = 24mA	_	0.55	1
NOTE:			IOL ZIIIII	I	0.00	AL\

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. $TA = -40^{\circ}C$ to $+85^{\circ}C$.

OPERATING CHARACTERISTICS, $T_A = 25^{\circ}C$

			Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
CPD	Power Dissipation Capacitance	C _L = 0pF, f = 10Mhz			pF
	Outputs enabled				μг
CPD	Power Dissipation Capacitance				ъF
	Outputs disabled				pF

SWITCHING CHARACTERISTICS (1)

		Vcc = 2.5	5V ± 0.2V	Vcc =	2.7V	Vcc = 3.3	3V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tplh tphl	Propagation Delay CLK to xQ	_	8	_	7	2.2	6	ns
tpzh tpzl	Output Enable Time OE to xQ	_	8.5	_	7.5	1.5	6.5	ns
tphz tplz	Output Disable Time OE to xQ	_	9.5	_	6.5	1.5	5.5	ns
tw	Pulse Duration, CLK HIGH or LOW	3.3	_	3.3	_	3.3	ı	ns
tsu	Setup Time, data before CLK↑	2	_	2	_	2	_	ns
tн	Hold Time, data after CLK↑	1.5	_	1.5	_	1.5	_	ns
tsk(o)	Output Skew ⁽²⁾	_	_	_	_	_	500	ps

NOTES:


- 1. See test circuits and waveforms. TA = -40°C to +85°C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$Vcc^{(2)} = 2.5V \pm 0.2V$	Unit
VLOAD	6	6	2 x Vcc	٧
VIH	2.7	2.7	Vcc	٧
VT	1.5	1.5	Vcc/2	٧
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF
				ALVC Link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; tr ≤ 2.5ns; tr ≤ 2.5ns.

2. Pulse Generator for All Pulses: Rate ≤ 10MHz; tF ≤ 2ns; tR ≤ 2ns.

SWITCH POSITION

Test	Switch
Open Drain	Vload
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

OUTPUT SKEW - TSK (x)




tSK(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|ALVC Link


NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.


PROPAGATION DELAY




ENABLE AND DISABLE TIMES



SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH



ALVC Link

ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.