

Data Sheet March 16, 2007 FN6459.0

Ultra Low ON-Resistance, Low Voltage, Single Supply, Single SPST Analog Switches

The Intersil ISL54051 and ISL54052 devices are low ON-resistance, low voltage, bidirectional, single pole/single throw (SPST) analog switches designed to operate from a single +1.8V to +5.5V supply. Targeted applications include battery powered equipment, which benefit from low r_{ON} resistance (0.8Ω) , excellent r_{ON} flatness, and fast switching speeds (t_{ON} = 24ns, t_{OFF} = 10ns). The digital logic input is 1.8V logic compatible when using a single +3.0V supply.

Cell phones, for example, often face ASIC functionality limitations. The number of analog input or GPIO pins may be limited and digital geometries are not well suited to analog switch performance. This family of parts may be used to switch in additional functionality while reducing ASIC design risk. The ISL54051 and the ISL54052 are offered in a 6 Ld $1.2 \text{mmx} 1.0 \text{mmx} 0.5 \text{mm} \ \mu\text{TDFN}$ package, alleviating board space limitations.

The ISL54051 has one normally open (NO) switch and ISL54052 has one normally closed (NC) switch.

TABLE 1. FEATURES AT A GLANCE

	ISL54051	ISL54052		
Number of Switches	1	1		
sw	NO	NC		
1.8V r _{ON}	2.3Ω	2.3Ω		
1.8V t _{ON} /t _{OFF}	68ns/45ns	68ns/45ns		
3V r _{ON}	1.1Ω	1.1Ω		
3V t _{ON} /t _{OFF}	29ns/12ns	29ns/12ns		
5V r _{ON}	0.8Ω	0.8Ω		
5V t _{ON} /t _{OFF}	24ns/10ns	24ns/10ns		
Packages	6 Ld μTDFN			

Related Literature

 Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"

Features

•	ON-resistance (r _{ON})
	- V _{CC} = +5.0V
	- V _{CC} = +3.0V
	- $V_{CC} = +1.8V$
•	$r_{\mbox{ON}}$ flatness (+4.5V Supply) 0.04 Ω
•	Single supply operation +1.8V to +5.5V
•	Fast switching action (+4.5V Supply)
	- t _{ON}
	- t _{OFF}
•	ESD HBM rating >6kV
•	1.8V, CMOS logic compatible (+3V supply)

- Available in 6 lead μTDFN Package
- Pb-free plus anneal available (RoHS compliant)

Applications


- · Battery powered, handheld, and portable equipment
 - Cellular/mobile phones
 - Pagers
 - Laptops, notebooks, palmtops
- · Portable test and measurement
- · Medical equipment
- · Audio and video switching


Ordering Information

PART NUMBER (Note)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL54051IRUZ-T	А	-40 to +85	6 Ld μTDFN Tape and Reel	L6.1.2x1.0A
ISL54052IRUZ-T	В	-40 to +85	6 Ld μTDFN Tape and Reel	L6.1.2x1.0A

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Pinouts (Note 1)





NOTE:

1. Switches Shown for Logic "0" Input.

Truth Table

LOGIC	ISL54051	ISL54052
0	Off	On
1	On	Off

NOTE: Logic "0" \leq 0.5V. Logic "1" \geq 1.4V with a 3V supply.

Pin Descriptions

PIN	FUNCTION
V+	System Power Supply Input (+1.8V to +5.5V)
GND	Ground Connection
IN	Digital Control Input
COM	Analog Switch Common Pin
NO	Analog Switch Normally Open Pin
NC	Analog Switch Normally Closed Pin
N.C.	No Connect

Absolute Maximum Ratings

V+ to GND
Input Voltages
NO, NC, IN (Note 2)0.5 to ((V+) + 0.5V)
Output Voltages
COM (Note 2)0.5 to ((V+) + 0.5V)
Continuous Current NO, NC, or COM ±300mA
Peak Current NO, NC, or COM
(Pulsed 1ms, 10% Duty Cycle, Max) $\dots \pm 600$ mA
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7) >6kV
Machine Model (Per EIAJ ED-4701 Method C-111)>200V
Charged Device Model (Per EOS/ESD DS5.3, 4/14/93)>1000V

Thermal Information

Thermal Resistance (Typical, Note 3)	θ _{JA} (°C/W)
6 Ld μTDFN Package	175
Maximum Junction Temperature (Plastic Package)	+150°C
Maximum Storage Temperature Range65	°C to +150°C
Maximum Lead Temperature (Soldering 10s)	+300°C
(Lead Tips Only)	
Pb-free reflow profile	ee link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

Operating Conditions

V+ (Positive DC Supply Voltage)	1.8V to 5.5V
Analog Signal Range	0V to V+
V _{IN} (Digital Logic Input Voltage (IN)	0V to V+
Temperature Range40	°C to +85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 2. Signals on NC, NO, IN, or COM exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 3. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications - 5V Supply

Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Notes 4, 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON-Resistance, r _{ON}	$V+ = 4.5V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = 0V$ to $V+$,	25	-	0.86	-	Ω
	(See Figure 4)	Full	-	1	-	Ω
r _{ON} Flatness, r _{FLAT(ON)}	V+ = 4.5V, I _{COM} = 100mA, V _{NO} or V _{NC} = 0V to V+, (Note 7)	25	-	0.04	-	Ω
		Full	-	0.06	-	Ω
NO or NC OFF Leakage Current,	$V+ = 5.5V$, $V_{COM} = 0.3V$, 5V, V_{NO} or $V_{NC} = 5V$, 0.3V	25	-10	5	10	nA
I _{NO(OFF)} or I _{NC(OFF)}		Full	-150	-	150	nA
COM ON Leakage Current,	$V+=5.5V$, $V_{COM}=0.3V$, 5V, or V_{NO} or $V_{NC}=0.3V$, 5V, or floating	25	-20	9	20	nA
ICOM(ON)		Full	-300	-	300	nA
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	$V_{+} = 4.5V$, V_{NO} or $V_{NC} = 3.0V$, $R_{L} = 50\Omega$, $C_{L} = 35pF$	25	-	24	-	ns
	(See Figure 1, Note 8)	Full	-	30	-	ns
Turn-OFF Time, t _{OFF}	$V_{+} = 4.5V$, V_{NO} or $V_{NC} = 3.0V$, $R_{L} = 50\Omega$, $C_{L} = 35pF$	25	-	10	-	ns
	(See Figure 1, Note 8)	Full	-	15	-	ns
Charge Injection, Q	$V_G = 0V$, $R_G = 0\Omega$, $C_L = 1.0$ nF (See Figure 2)	25	-	26	-	рC
OFF Isolation	$R_L = 50\Omega$, $C_L = 5pF$, $f = 100kHz$, $V_{COM} = 1V_{RMS}$ (See Figure 3)	25	-	80	-	dB
Total Harmonic Distortion	$f = 20Hz \text{ to } 20kHz, V_{COM} = 0.5V_{P-P}, R_{L} = 600\Omega$	25	-	0.012	-	%
-3dB Bandwidth	$R_L = 50\Omega$	25	-	190	-	MHz
NO or NC OFF Capacitance, COFF	$V+ = 4.5V$, $f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$ (See Figure 5)	25	-	16	-	pF
COM ON Capacitance, C _{COM(ON)}	$V+ = 4.5V$, $f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$ (See Figure 5)	25	-	48	-	pF

Electrical Specifications - 5V Supply

Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, $V_{INH} = 2.4V$, $V_{INL} = 0.8V$ (Notes 4, 6), Unless Otherwise Specified (**Continued**)

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
POWER SUPPLY CHARACTERIST	ics					
Power Supply Range		Full	1.8	-	5.5	V
Positive Supply Current, I+	V+ = 5.5V, V _{IN} = 0V or V+	25	-	0.075	0.1	μΑ
		Full	-	-	2.5	μΑ
DIGITAL INPUT CHARACTERISTIC	DIGITAL INPUT CHARACTERISTICS					
Input Voltage Low, V _{INL}		Full	-	-	0.8	V
Input Voltage High, V _{INH}		Full	2.4	-	-	V
Input Current, I _{INH} , I _{INL}	V+ = 5.5V, V _{IN} = 0V or V+	Full	-0.1	-	0.1	μА

Electrical Specifications - 3V Supply

Test Conditions: V+=+2.7V to +3.6V, GND = 0V, $V_{INH}=1.4V$, $V_{INL}=0.5V$ (Notes 4, 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERIS	TICS		<u>'</u>		<u> </u>	
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON-Resistance, r _{ON}	$V+ = 3V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = 0V$ to $V+$,	25	-	1.1	1.2	Ω
	(See Figure 4)	Full	-	-	1.5	Ω
r _{ON} Flatness, r _{FLAT(ON)}	$V+ = 3V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = 0V$ to $V+$,	25	-	0.04	0.35	Ω
	(Note 7)	Full	-	-	0.4	Ω
DYNAMIC CHARACTERISTICS		1	1		<u> </u>	
Turn-ON Time, t _{ON}	V+ = 2.7V, V_{NO} or V_{NC} = 1.5V, R_L = 50 Ω , C_L = 35pF (See Figure 1, Note 8)	25	-	29	-	ns
		Full	-	35	-	ns
Turn-OFF Time, t _{OFF}	V+ = 2.7V, V_{NO} or V_{NC} = 1.5V, R_L = 50 Ω , C_L = 35pF	25	-	12	-	ns
	(See Figure 1, Note 8)	Full	-	17	-	ns
Charge Injection, Q	$V_G = 0V$, $R_G = 0\Omega$, $C_L = 1.0$ nF (See Figure 2)	25	-	32	-	рC
OFF Isolation	$R_L = 50\Omega$, $C_L = 5pF$, $f = 100kHz$, $V_{COM} = 1V_{RMS}$ (See Figure 3)	25	-	80	-	dB
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$ (See Figure 5)	25	-	16	-	pF
COM ON Capacitance, C _{COM(ON)}	f = 1MHz, V _{NO} or V _{NC} = V _{COM} = 0V (See Figure 5)	25	-	48	-	pF
DIGITAL INPUT CHARACTERISTIC	CS CS					
Input Voltage Low, V _{INL}		Full	-	-	0.5	V
Input Voltage High, V _{INH}		Full	1.4	-	-	V
Input Current, I _{INH} , I _{INL}	V+ = 3.6V, V _{IN} = 0V or V+	Full	-0.1	-	0.1	μА

Electrical Specifications - 1.8V Supply

Test Conditions: V+ = +1.8V, GND = 0V, V_{INH} = 1V, V_{INL} = 0.4V (Notes 4, 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS	
ANALOG SWITCH CHARACTERIS	ANALOG SWITCH CHARACTERISTICS						
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V	
ON-Resistance, r _{ON}	$V+ = 1.8V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = 0V$ to $V+$	25	-	2.33	-	Ω	
	(See Figure 4)	Full	-	2.54	-	Ω	

Electrical Specifications - 1.8V Supply


Test Conditions: V+=+1.8V, GND=0V, $V_{INH}=1V$, $V_{INL}=0.4V$ (Notes 4, 6), Unless Otherwise Specified **(Continued)**

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS			
DYNAMIC CHARACTERISTICS									
Turn-ON Time, t _{ON}	V+ = 1.8V, V_{NO} or V_{NC} = 1.5V, R_L = 50 Ω , C_L = 35pF (See Figure 1, Note 8)	25	-	68	-	ns			
		Full	-	93	-	ns			
Turn-OFF Time, t _{OFF}	V+ = 1.8V, V_{NO} or V_{NC} = 1.5V, R_L = 50 Ω , C_L = 35pF (See Figure 1, Note 8)	25	-	45	-	ns			
		Full	-	71	-	ns			
Charge Injection, Q	$V_G = V+/2$, $R_G = 0\Omega$, $C_L = 1.0$ nF (See Figure 2)	25	-	18	-	рС			
DIGITAL INPUT CHARACTERISTICS									
Input Voltage Low, V _{INL}		Full	-	-	0.4	V			
Input Voltage High, V _{INH}		Full	1	-	-	V			


NOTES:

- 4. V_{IN} = input voltage to perform proper function.
- 5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 6. Parts are 100% tested at +25°C. Limits across the full temperature range are guaranteed by design and correlation.
- 7. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range.
- 8. Guaranteed by design.

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.



Repeat test for all switches. C_L includes fixture and stray capacitance.

$$V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + r_{(ON)}}$$

FIGURE 1A. MEASUREMENT POINTS

FIGURE 1B. TEST CIRCUIT

FIGURE 1. SWITCHING TIMES




FIGURE 2. CHARGE INJECTION

Test Circuits and Waveforms (Continued)




FIGURE 3. OFF ISOLATION TEST CIRCUIT




FIGURE 4. ron TEST CIRCUIT




FIGURE 5. CAPACITANCE TEST CIRCUIT

Detailed Description

The ISL54051 and ISL54052 are bidirectional, single pole/single throw (SPST) analog switches. They offer precise switching capability from a single 1.8V to 5.5V supply with low on-resistance and high speed operation. With a single supply of 5V the typical on-resistance is only $0.8\Omega,$ with a typical turn-on and turn-off time of: $t_{\mbox{OFF}}=24\mbox{ns}$, $t_{\mbox{OFF}}=10\mbox{ns}.$ The devices are especially well suited for portable battery powered equipment due to their low operating supply voltage (1.8V), low power consumption (5.5 μ W), low leakage currents (300nA max) and tiny μ TDFN package.

The ISL54051 is a single normally open (NO) SPST analog switch. The ISL54052 is a single normally closed (NC) SPST analog switch.

Supply Sequencing and Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents, which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (see Figure 6). To prevent forward biasing these diodes, V+ must be applied before any input signals, and the input signal voltages must remain between V+ and GND. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a $1k\Omega$ resistor in series with the input (see Figure 6). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

This method is not acceptable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low r_{ON} switch. Connecting schottky diodes to the signal pins (as shown in Figure 6) will shunt the fault current to the supply or to ground thereby protecting the switch. These schottky diodes must be sized to handle the expected fault current.




FIGURE 6. OVERVOLTAGE PROTECTION

Power-Supply Considerations

The constuction of the ISL54051 and the ISL54052 is typical of most single supply CMOS analog switches in that they have two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 4.5V maximum supply voltage, the ISL54051 and the ISL54052's 5.5V maximum supply voltage provides plenty of room for the 10% tolerance of 4.3V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 1.8V but the part will operate with a supply below 1.8V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance Curves* on page 8 for details.

V+ and GND also power the internal logic and level shiftier. The level shiftier converts the input logic levels to switched V+ and GND signals to drive the analog switch gate terminals.

This family of switches cannot be operated with bipolar supplies because the input switching point becomes negative in this configuration.

Logic-Level Thresholds

This switch family is 1.8V CMOS compatible (0.5V and 1.4V) over a supply range of 2V to 5V (see Figure 13). At 5V the V_{IH} level is about 1.2V. This is still below the 1.8V CMOS guaranteed high output minimum level of 1.4V, but noise margin is reduced.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

High-Frequency Performance

In 50Ω systems, the ISL54051 and the ISL54052 have a - 3dB bandwidth of 190MHz (see Figure 14). The frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off isolation is the resistance to this feedthrough. Figure 15 details the high off isolation rejection provided by this family. At 100kHz, off isolation is about 80dB in 50Ω systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease off isolation and crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.

Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and V+ or GND.

Typical Performance Curves T_A = +25°C, Unless Otherwise Specified




FIGURE 7. ON-RESISTANCE VS SUPPLY VOLTAGE VS SWITCH VOLTAGE




FIGURE 8. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 9. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 10. ON-RESISTANCE vs SWITCH VOLTAGE





FIGURE 11. TURN-ON TIME vs SUPPLY VOLTAGE



 $$\mathrm{V}_{+}\left(\mathrm{V}\right)$$ FIGURE 12. TURN-OFF TIME vs SUPPLY VOLTAGE

Typical Performance Curves T_A = +25°C, Unless Otherwise Specified (Continued)




FIGURE 13. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE





FIGURE 14. FREQUENCY RESPONSE






FIGURE 16. CHARGE INJECTION vs SWITCH VOLTAGE

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND


TRANSISTOR COUNT:


57


PROCESS:


Submicron CMOS


Ultra Thin Dual Flat No-Lead Plastic Package (UTDFN)











L6.1.2x1.0A 6 LEAD ULTRA THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

	N			
SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.45	0.50	0.55	-
A1	-	-	0.05	-
А3		-		
b	0.15	0.20	0.25	5
D	0.95	1.00	1.05	-
E	1.15	1.20	1.25	-
е		-		
L	0.30	0.35	0.40	-
L1	0.40	0.45	0.50	-
N	6			2
Ne		3	3	
θ	0	-	12	4

Rev. 2 8/06

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Ne refers to the number of terminals on E side.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Maximum package warpage is 0.05mm.
- 8. Maximum allowable burrs is 0.076mm in all directions.
- 9. JEDEC Reference MO-255.
- For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com