

# Monolithic 1Amp DC:DC Step-down Regulator

# élantec.


The EL7551 is an integrated, synchronous step-down regulator with output voltage adjustable from 1.0V to

3.8V. It is capable of delivering 1A continuous current at up to 95% efficiency. The EL7551 operates at a constant frequency pulse width modulation (PWM) mode, making external synchronization possible. Patented on-chip resistorless current sensing enables current mode control, which provides cycle-by-cycle current limiting, over-current protection, and excellent step load response. The EL7551 is available in a fused-lead 16-pin QSOP package. With proper external components, the whole converter fits into a less than 0.4 in<sup>2</sup> area. The minimal external components and small size make this EL7551 ideal for desktop and portable applications.

The EL7551 is specified for operation over the -40°C to +85°C temperature range.

## **Pinout**

### EL7551 (16-PIN QSOP) TOP VIEW



Manufactured under U.S. Patent No. 57,323,974

### **Features**

- · Integrated synchronous MOSFETs and current mode controller
- · 1A continuous output current
- Up to 95% efficiency
- 4.5V to 5.5V input voltage
- Adjustable output from 1V to 3.8V
- Cycle-by-cycle current limit
- · Precision reference
- ±0.5% load and line regulation
- Adjustable switching frequency to 1.2MHz
- Oscillator synchronization possible
- Internal soft start
- Over temperature protection
- · Under voltage lockout
- 16-pin QSOP package

# **Applications**

- DSP, CPU Core and IO Supplies
- · Logic/Bus Supplies
- Portable Equipment
- DC:DC Converter Modules
- GTL + Bus Power Supply

## Ordering Information

PART NUMBER	PACKAGE	TAPE & REEL	PKG. NO.
EL7551CU	16-Pin QSOP	-	MDP0040
EL7551CU-T7	16-Pin QSOP	7"	MDP0040
EL7551CU-T13	16-Pin QSOP	13"	MDP0040

### EL7551

## **Absolute Maximum Ratings** (T<sub>A</sub> = 25°C)

Supply Voltage between V <sub>IN</sub> or V <sub>DD</sub> and GND +6.5V	Storage Temperature65°C to +150°C
V <sub>LX</sub> Voltage	Operating Ambient Temperature
Input Voltage	Operating Junction Temperature +135°
V <sub>III</sub> Voltage	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

# $\textbf{DC Electrical Specifications} \qquad V_{DD} = V_{IN} = 5 \text{V}, \ T_A = T_J = 25 ^{\circ}\text{C}, \ C_{OSC} = 1.2 \text{nF}, \ unless otherwise specified}.$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>REF</sub>	Reference Accuracy		1.24	1.26	1.28	V
V <sub>REFTC</sub>	Reference Temperature Coefficient			50		ppm/°C
V <sub>REFLOAD</sub>	Reference Load Regulation	0 < I <sub>REF</sub> < 50μA	-1			%
V <sub>RAMP</sub>	Oscillator Ramp Amplitude			1.15		V
losc_chg	Oscillator Charge Current	0.1V < V <sub>OSC</sub> < 1.25V		200		μA
I <sub>OSC_DIS</sub>	Oscillator Discharge Current	0.1V < V <sub>OSC</sub> < 1.25V		8		mA
I <sub>VDD</sub> +V <sub>DRV</sub>	V <sub>DD</sub> +V <sub>DRV</sub> Supply Current	V <sub>EN</sub> = 4V, F <sub>OSC</sub> = 120kHz		3.5	5	mA
I <sub>VDD_OFF</sub>	V <sub>DD</sub> Standby Current	EN = 0		1	1.5	mA
$V_{DD\_OFF}$	V <sub>DD</sub> for Shutdown		3.5		4	V
V <sub>DD_ON</sub>	V <sub>DD</sub> for Startup		3.95		4.45	V
T <sub>OT</sub>	Over Temperature Threshold			135		°C
T <sub>HYS</sub>	Over Temperature Hysteresis			20		°C
I <sub>LEAK</sub>	Internal FET Leakage Current	$EN = 0$ , $L_X = 5V$ (low FET), $L_X = 0V$ (high FET)			10	μΑ
I <sub>LMAX</sub>	Peak Current Limit		2			Α
R <sub>DSON</sub>	FET On Resistance	Wafer level test only		45	95	mΩ
R <sub>DSONTC</sub>	R <sub>DSON</sub> Tempco			0.2		mΩ/°C
V <sub>FB</sub>	Output Initial Accuracy	$I_{LOAD} = 0A$	0.960	0.975	0.99	V
V <sub>FB_LINE</sub>	Output Line Regulation	$V_{IN} = 5V$ , $\Delta V_{IN} = 10\%$ , $I_{LOAD} = 0A$		0.5		%
V <sub>FB_LOAD</sub>	Output Load Regulation	0.1A < I <sub>LOAD</sub> < 1A		0.5		%
V <sub>FB_TC</sub>	Output Temperature Stability	-40°C < T <sub>A</sub> < 85°C, I <sub>LOAD</sub> = 0.5A		±1		%
I <sub>FB</sub>	Feedback Input Pull Up Current	V <sub>FB</sub> = 0V		100	200	nA
V <sub>EN_HI</sub>	EN Input High Level			3.2	4	V
V <sub>EN_LO</sub>	EN Input Low Level		1			V
I <sub>EN</sub>	Enable Pull Up Current	V <sub>EN</sub> = 0	-4	-2.5		μA


# $\textbf{Closed-Loop AC Electrical Specifications} \qquad \text{$V_S = V_{IN} = 5V$, $T_A = T_J = 25^{\circ}C$, $C_{OSC} = 1.2nF$, unless otherwise specified.}$


PARAMETER	R DESCRIPTION CONDITIONS		MIN	TYP	MAX	UNIT
Fosc	Oscillator Initial Accuracy		105	117	130	kHz
tsync	Minimum Oscillator Sync Width			25		ns
M <sub>SS</sub>	Soft Start Slope			0.5		V/ms
t <sub>BRM</sub>	FET Break Before Make Delay			15		ns
t <sub>LEB</sub>	High Side FET Minimum On Time			150		ns
D <sub>MAX</sub>	Maximum Duty Cycle			95		%


# Pin Descriptions


PIN NUMBER	PIN NAME	PIN FUNCTION
1	SGND	Control circuit negative supply.
2	COSC	Oscillator timing capacitor. FOSC can be approximated by: FOSC (kHz) = 0.1843/COSC, COSC in µF.
3	VDD	Control circuit positive supply.
4	PGND	Ground return of the regulator. Connected to the source of the low-side synchronous NMOS power FET.
5	PGND	Ground return of the regulator. Connected to the source of the low-side synchronous NMOS power FET.
6	VIN	Power supply input of the regulator. Connected to the drain of the high-side NMOS power FET.
7	VIN	Power supply input of the regulator. Connected to the drain of the high-side NMOS power FET.
8	EN	Chip Enable, active high. A 2µA internal pull-up current enables the device if the pin is left open.
9	PGND	Ground return of the regulator.
10	VHI	Positive supply of the high-side driver.
11	LX	Inductor drive pin. High current digital output whose average voltage equals the regulator output voltage.
12	LX	Inductor drive pin. High current digital output whose average voltage equals the regulator output voltage.
13	VDRV	Positive supply of the low-side driver and input voltage for the high-side boot strap.
14	FB	Voltage feedback input. Connected to an external resistor divider between VOUT and GND. A 125nA pull-up current forces VOUT to VS in the event that FB is floating.
15	VREF	Bandgap reference bypass capacitor. Typically 0.1µF to GND.
16	PGND	Ground return of the regulator.


# **Typical Performance Curves**



















# Typical Performance Curves (Continued)


















# Typical Performance Curves (Continued)










# **Block Diagram**



# Applications Information

### **Circuit Description**

#### General

The EL7551 is a fixed frequency, current mode controlled DC:DC converter with integrated N-channel power MOSFETs and a high precision reference. The device incorporates all the active circuitry required to implement a cost effective, user-programmable 1A synchronous stepdown regulator suitable for use in DSP core power supplies.

### Theory of Operation

The EL7551 is composed of 5 major blocks:

- 1. PWM Controller
- 2. NMOS Power FETs and Drive Circuitry
- 3. Bandgap Reference
- 4. Oscillator
- 5. Thermal Shut-down

#### PWM Controller

The EL7551 regulates output voltage through the use of current-mode controlled pulse width modulation. The three main elements in a PWM controller are the feedback loop and reference, a pulse width modulator whose duty cycle is controlled by the feedback error signal, and a filter which averages the logic level modulator output. In a step-down (buck) converter, the feedback loop forces the time-averaged output of the modulator to equal the desired output voltage. Unlike pure voltage-mode control systems, current-mode control utilizes dual feedback loops to provide both output voltage and inductor current information to the controller. The voltage loop minimizes DC and transient errors in the output voltage by adjusting the PWM duty-cycle in response to changes in line or load conditions. Since the output voltage is equal to the time-averaged of the modulator output, the relatively large LC time constant found in power supply applications generally results in low bandwidth and poor transient response. By directly monitoring changes in inductor current via a series sense resistor the controller's response time is not entirely limited by the output LC filter and can react more quickly to changes in line and load conditions. This feed-forward characteristic also simplifies AC loop compensation since it adds a zero to the overall loop response. Through proper selection of the currentfeedback to voltage-feedback ratio the overall loop response will approach a one-pole system. The resulting system offers several advantages over traditional voltage control systems, including simpler loop compensation, pulse by pulse current limiting, rapid response to line variation and good load step response.

The heart of the controller is an input direct summing comparator which sum voltage feedback, current feedback, slope compensation ramp and power tracking signals together. Slope compensation is required to prevent system

instability that occurs in current-mode topologies operating at duty-cycles greater than 50% and is also used to define the open-loop gain of the overall system. The slope compensation is fixed internally and optimized for 500mA inductor ripple current. The power tracking will not contribute any input to the comparator steady-state operation. Current feedback is measured by the patented sensing scheme that senses the inductor current flowing through the high-side switch whenever it is conducting. At the beginning of each oscillator period the high-side NMOS switch is turned on. The comparator inputs are gated off for a minimum period of time of about 150ns (LEB) after the high-side switch is turned on to allow the system to settle. The Leading Edge Blanking (LEB) period prevents the detection of erroneous voltages at the comparator inputs due to switching noise. If the inductor current exceeds the maximum current limit (ILMAX) a secondary over-current comparator will terminate the high-side switch on time. If ILMAX has not been reached, the feedback voltage FB derived from the regulator output voltage VOUT is then compared to the internal feedback reference voltage. The resultant error voltage is summed with the current feedback and slope compensation ramp. The high-side switch remains on until all four comparator inputs have summed to zero, at which time the high-side switch is turned off and the low-side switch is turned on. However, the maximum on-duty ratio of the high-side switch is limited to 95%. In order to eliminate cross-conduction of the high-side and low-side switches a 15ns break-beforemake delay is incorporated in the switch drive circuitry. The output enable (EN) input allows the regulator output to be disabled by an external logic control signal.

### **Output Voltage Setting**

In general:

$$V_{OUT} = 0.975V \times \left(1 + \frac{R_2}{R_1}\right)$$

However, due to the relatively low open loop gain of the system, gain errors will occur as the output voltage and loopgain is changed. This is shown in the performance curves. A 100nA pull-up current from FB to VDD forces VOUT to GND in the event that FB is floating.

#### NMOS Power FETs and Drive Circuitry

The EL7551 integrates low on-resistance (60mΩ) NMOS FETs to achieve high efficiency at 1A. In order to use an NMOS switch for the high-side drive it is necessary to drive the gate voltage above the source voltage (LX). This is accomplished by bootstrapping the VHI pin above the LX voltage with an external capacitor CVHI and internal switch and diode. When the low-side switch is turned on and the LX voltage is close to GND potential, capacitor CVHI is charged through internal switch to VDRV, typically 5V. At the beginning of the next cycle the high-side switch turns on and the LX pins begin to rise from GND to VIN potential. As the

LX pin rises the positive plate of capacitor CVHI follows and eventually reaches a value of VDRV+VIN, typically 10V, for VDRV=VIN=5V. This voltage is then level shifted and used to drive the gate of the high-side FET, via the VHI pin. A value of 0.1µF for CVHI is recommended.

#### Reference

A 1.5% temperature compensated bandgap reference is integrated in the EL7551. The external VREF capacitor acts as the dominant pole of the amplifier and can be increased in size to maximize transient noise rejection. A value of  $0.1\mu F$  is recommended.

### Oscillator

The system clock is generated by an internal relaxation oscillator with a maximum duty-cycle of approximately 95%. Operating frequency can be adjusted through the COSC pin or can be driven by an external source. If the oscillator is driven by an external source care must be taken in selecting the ramp amplitude. Since CSLOPE value is derived from the COSC ramp, changes to COSC ramp will change the CSLOPE compensation ramp which determine the openloop gain of the system.

When external synchronization is required, always choose  $C_{OSC}$  such that the free-running frequency is at least 20% lower than that of sync source to accommodate component

and temperature variations. Figure 1 shows a typical connection.




FIGURE 1. OSCILLATOR SYNCHRONIZATION

#### Thermal Shut-down

An internal temperature sensor continuously monitors die temperature. In the event that die temperature exceeds the thermal trip-point, the system is in fault state and will be shut down. The upper and low trip-points are set to 135°C and 115°C respectively.

### Start-up Delay

A capacitor can be added to the EN pin to delay the converter start-up (Figure 2) by utilizing the pull-up current. The delay time is approximately:

$$t_d(ms) = 1200 \times C(\mu F)$$




FIGURE 2. START-UP DELAY

### Layout Considerations

The layout is very important for the converter to function properly. Power Ground (  $\frac{1}{2}$  ) and Signal Ground ( $\frac{1}{2}$ ) should be separated to ensure that the high pulse current in the Power Ground never interferes with the sensitive signals connected to Signal Ground. They should only be connected at one point (normally at the negative side of either the input or output capacitor.)

The trace connected to pin 14 (FB) is the most sensitive trace. It needs to be as short as possible and in a "quiet" place, preferably between PGND or SGND traces.

In addition, the bypass capacitor connected to the VDD pin needs to be as close to the pin as possible.

The heat of the chip is mainly dissipated through the PGND pins. Maximizing the copper area around these pins is preferable. In addition, a solid ground plane is always helpful for the EMI performance.

The demo board is a good example of layout based on these principles. Please refer to the EL7551 Application Brief for the layout.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com