

# Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs

**Preliminary Technical Data** 

# AD5522

### FEATURES

**Ouad Parametric Measurement Unit** FV, FI, FN, MV, MI Functions 4 Programmable Current Ranges (Internal R<sub>SENSE</sub>) 5uA, 20uA, 200uA and 2mA 1 Programmable Current Range up to 64mA (external R<sub>SENSE</sub>) 22.5 V FV Range with Asymmetrical Operation **Integrated 16-Bit DACs Provide Programmable Levels Offset and Gain Correction on Chip** Low Capacitance Outputs Suited to Relay Less Systems **On-chip Comparators Per Channel** FI Voltage Clamps & FV Current Clamps **Guard Drive Amplifier** System PMU connections **Programmable Temperature Shutdown Feature** SPI/Microwire/DSP & LVDS Compatible Interfaces Compact 80 lead TQFP Package with Exposed Pad (Top Or Bottom)

### **APPLICATIONS**


Automatic Test Equipment (ATE) per pin Parametric Measurement Unit Continuity & Leakage Testing Device Power Supply Instrumentation SMU (Source Measure Unit)

### **Precision Measurement**

### **PRODUCT OVERVIEW**

The AD5522 is a high performance, highly integrated parametric measurement unit consisting of four independent channels. Each PPMU channel includes five, 16-bit, voltage out DACs setting the programmable inputs levels for the force voltage input, clamp and comparator inputs (high and low). Five programmable force and measure current ranges are available ranging from 5µA to 64mA. Four of these ranges use on chip sense resistors, while a high current range up to 64mA is available per channel using off chip sense resistors. Currents in excess of 64mA require an external amplifier. Low capacitance DUT connections (FOH, EXT FOH) ensure the device is suited to relay less test systems. The PMU functions are controlled via a simple three wire serial interface compatible with SPI/QSPI/Microwire and DSP interface standards. Interface clocks of 50MHz allow fast updating of modes. LVDS (Low Voltage Differential Signaling) interface protocol at 100MHz is also supported. Comparator outputs are provided per

channel for device go no-go testing and characterization. Control registers provide easy way of changing force or measure conditions, DAC levels and selected current ranges. SDO (serial data out) allows the user to readback information for diagnostic purposes.



#### Figure 1. Functional Block Diagram

#### Rev.PrL

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2006 Analog Devices, Inc. All rights reserved.

# TABLE OF CONTENTS

Features1
Revision History
Specifications
Table 2. TIMING Characteristics   8
Absolute Maximum Ratings11
Thermal Resistance11
ESD Caution
Pin Configuration and Function Descriptions12
TERMINOLOGY15
Functional Description
Force Amplifier16
Comparators
Clamps16
Current Range selection17
High Current ranges17
Device under test ground (DUTGND)17
Guard amplifer
Compensation Capacitors18
System Force Sense Switches19
Temperature Sensor19
Measure Output (MEASOUT)19
DAC Levels
Offset DAC20
Offset and Gain registers
Cached x2 registers
Cached x2 registers
-
V <sub>REF</sub>
V <sub>REF</sub>

**Preliminary Technical Data** 

Force Voltage, FV
Force Current, FI
SPI INTERFACE
LVDS INTERFACE
Serial Interface Write Mode
RESET Function
BUSY and LOAD Function
Register Update Rates26
Register Selection
Write System Control Register
Write PMU Register
Write DAC Register
Read Registers
Readback of System Control Register
Readback of PMU Register
Readback of Comparator Status Register
Readback of Alarm Status Register
Readback of DAC Register
Power On Default
Setting up the device on power on
Changing Modes
Required external components40
Typical Application for the AD552242
Typical Application for the AD5522

### **REVISION HISTORY**

 $5^{\rm th}$  Sept, Update to block diagram, timing and READ functions. .

# **Preliminary Technical Data**




Figure 2. Detailed Block Diagram

# **SPECIFICATIONS**

Table 1.  $AV_{DD} \ge 10V$ ,  $AV_{SS} \le -5V$ ,  $|AV_{DD} - AV_{SS}| \ge 20V$  and  $\le 33V$ ,  $DV_{CC} = 2.3V$  to 5.25V,  $V_{REF}=5V$ , Gain (m), Offset (c) and DAC Offset registers at default values ( $T_I = +25$  to  $+90^{\circ}$ C, max specs unless otherwise noted.)

Parameter	Min	Typ <sup>1</sup>	Max	Units	Test Conditions/Comments
FORCE VOLTAGE					
FOH Output Voltage Range	AV <sub>SS</sub> +4		AV <sub>DD</sub> -4	V	All current ranges from FOH at full scale current. Include ±1V dropped across sense resistor
EXTFOH Output Voltage Range	AV <sub>ss</sub> +3		AV <sub>DD</sub> -3	v	External high current range at full scale current. Does no include ±1V dropped across sense resistor
Output Voltage Span			22.5	V	
Offset Error	-100		100	mV	
Offset Error Tempco <sup>2</sup>		±100		μV/°C	
Gain Error	-0.5		0.5	%	
Gain Error Tempco <sup>2</sup>		±10		ppm/°C	
Linearity Error	-0.02		0.02	% FSR	FSR = Fullscale Range. ±10 V range, Gain and offset error calibrated out.
Short Circuit Current Limit <sup>2</sup>	-120		120	mA	On 64mA range.
	-10		10	mA	In all other ranges.
MEASURE CURRENT					MEASURE = (IDUT X RSENSE x GAIN)
Offset Error	-1		1	%	$V(Rsense) = \pm 1V$
Offset Error Tempco <sup>2</sup>		±10		μV/°C	
Gain Error	-1		1	%	Instrumentation Amp Gain = 5 or 10
Gain Error Tempco <sup>2</sup>		25		ppm/°C	
Linearity Error	-0.01	25	0.01	% FSCR	Offset and Gain errors calibrated out
Output Voltage Span <sup>2</sup>	0.01		22.5	V	
CM Error	-0.005		0.005	%FSCR/V	% of FS Change at measure output per V change in DUT voltage
Measure Current Ranges		±5		μA	Set using internal sense resistor
measure current hanges		±20		μΑ	Set using internal sense resistor
		±200		μA	Set using internal sense resistor
		±200		mA	Set using internal sense resistor
		<u> -                                   </u>	Up to ±64	mA	Set using internal sense resistor, internal amplifier can drive to 64mA
FORCE CURRENT					
Voltage Compliance, FOH	AV <sub>ss</sub> +4		AV <sub>DD</sub> -4	v	
Voltage Compliance, EXTFOH	AV <sub>ss</sub> +3		AV <sub>DD</sub> -3	V	
Offset Error	-2		2	%FSCR	
	-		-	ppm FS/	
Offset Error Tempco <sup>2</sup>		±10		°C	
Gain Error	-0.5		0.5	%	Gain = 1
Gain Error Tempco <sup>2</sup>		±25		ppm/°C	
Linearity Error	-0.02		0.02	% FSCR	
CM Error	-0.005		0.005	%FSCR/V	% of FS Change at measure output per V change in DUT voltage
Force Current Ranges		±5		μΑ	Set using internal sense resistor, 200k $\Omega$
		±20		μΑ	Set using internal sense resistor, 50k $\Omega$
		±200		μA	Set using internal sense resistor, 5k $\Omega$
		±2		mA	Set using internal sense resistor, 500 $\Omega$
			Up to ±64	mA	Set using external sense resistor, internal amplifier can drive to 64mA
MEASURE VOLTAGE					
Measure Voltage Range			AV <sub>DD</sub> -4	V	
-	AV <sub>ss</sub> +4			V	
Offset Error	-10		10	mV	
Offset Error Tempco <sup>2</sup>		±10		μV/°C	
Gain Error	-0.5		0.5	% FSR	Gain = 1
Gain Error Tempco <sup>2</sup>		±10		ppm/°C	
- P	1	ı -	1	% FSR	

# Preliminary Technical Data

	Typ <sup>1</sup>		1	
1				
		22.5	V	
-10		10	mV	
	1	TBD	μs	
		22.5	V	
		150	mV	
-150			mV	
	TBD	TBD	μs	
	TBD	TBD	μs	
Prog'd		Programmed	0/ of FCC	
Clamp		Clamp value		Clamp current scales with selected range
value			lange	
			μs	
	TBD	TBD	μs	
			_	
	3		-	
-3		3		On or off switch leakage
<u> </u>	±0.1		nA/°C	
			_	
	3		•	
-3		3		
	±0.1		nA/°C	
				SYS_Sense Connected, Force Amplifier Inhibited
	3	TBD	pF	
	1		kΩ	
-3		3	nA	
	±0.1		nA/°C	
				SYS_Force Connected, Force Amplifier Inhibited
	3	TBD	•	
	60	80	Ω	
-3		3	nA	
	±0.1		nA/°C	
				Includes FOH, MEASVH, SYS_SENSE, SYS_FORCE, EXTMEASIL
-15		15	nA	
	±0.5		nA/°C typ	
-500		500	mV	
-1		1	μA	
				With respect to AGND
		22.5	V	Software Programmable output range
		100	Ω	
-3		3	nA	With SW12 off
		15		
-10		10	mA	
	TBD	TBD	ns	Closing SW12
	TBD	TBD		Opening SW12
	TBD	TBD		
+				
		22.5	v	
-10				
		10	mA	
- 111		10		
-10			nF	
-10	100	50	nF Ω	
	-150 Progʻd Clamp value -3 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1         TBD           -150         TBD TBD         TBD TBD           Prog'd Clamp value         Programmed Clamp value +15 TBD           7BD         Programmed Clamp value +15 TBD           7BD         TBD TBD           7BD         TBD           7BD         TS           7BD         TS           7BD         TS           7BD         TS           7BD         TBD     <	$ \begin{array}{c c c c c c c } & 1 & TBD & \mus \\ \hline & 1 & TBD & \mus \\ \hline & 22.5 & V & mV & mV & mV & mV & mV & mV & mV$

# AD5522

# **Preliminary Technical Data**

Parameter	Min	Typ <sup>1</sup>	Max	Units	Test Conditions/Comments
FORCE AMPLIFIER					
Slew Rate <sup>2</sup>		0.4		V/us	Ccomp=100pF, Cff=220pF, Cload=200pF
Gain Bandwidth <sup>2</sup>		1		MHz	Ccomp=100pF, Cff=220pF, Cload=200pF
Max stable load Capacitance <sup>2</sup>			10,000	pF	$C_{COMP} = 100 pF.$ Larger Load cap requires larger $C_{COMP}$
FV SETTLING TIME TO 0.05% OF FSVR					FS step
64mA Range <sup>2</sup>		TBD	40	μs	Ccomp=100pF, Cff=220pF, Cload=200pF
2mA range <sup>2</sup>		TBD	40	μs	Ccomp=100pF, Cff=220pF, Cload=200pF
200µA range <sup>2</sup>		TBD	40	μs	Ccomp=100pF, Cff=220pF, Cload=200pF
20µA range <sup>2</sup>		TBD	80	μs	Ccomp=100pF, Cff=220pF, Cload=200pF
5µA range <sup>2</sup>		TBD	300	μs	Ccomp=100pF, Cff=220pF, Cload=200pF
MI SETTLING TIME TO 0.05% OF FSCR					FS step
64mA Range <sup>2</sup>		TBD	TBD	μs	Ccomp=100pF, Cff=220pF, Cload=200pF
2mA range <sup>2</sup>		TBD	TBD	μs	Ccomp=100pF, Cff=220pF, Cload=200pF
200µA range <sup>2</sup>		TBD	TBD	μs	Ccomp=100pF, Cff=220pF, Cload=200pF
20μA range <sup>2</sup>		TBD	TBD	μs	Ccomp=100pF, Cff=220pF, Cload=200pF
5μA range <sup>2</sup>		TBD	TBD	μs	Ccomp=100pF, Cff=220pF, Cload=200pF
FI SETTLING TIME TO 0.05% OF FSCR		100	100	μι	FS step
64mA Range <sup>2</sup>		30	TBD	116	Ccomp=100pF, Cload=200pF
5				μs	
2mA range <sup>2</sup>		30	TBD	μs	Ccomp=100pF, Cload=200pF
200µA range <sup>2</sup>		80	TBD	μs	Ccomp=100pF, Cload=200pF
20μA range <sup>2</sup>		680	TBD	μs	Ccomp=100pF, Cload=200pF
5μA range <sup>2</sup>		3000	TBD	μs	Ccomp=100pF, Cload=200pF
MV SETTLING TIME TO .05% OF FSVR		-			FS step
64mA Range <sup>2</sup>		TBD	TBD	μs	Ccomp=100pF, Cload=200pF
2mA range <sup>2</sup>		TBD	TBD	μs	Ccomp=100pF, Cload=200pF
200µA range <sup>2</sup>		TBD	TBD	μs	Ccomp=100pF, Cload=200pF
20µA range <sup>2</sup>		TBD	TBD	μs	Ccomp=100pF, Cload=200pF
5µA range <sup>2</sup>		TBD	TBD	μs	Ccomp=100pF, Cload=200pF
DAC SPECIFICATIONS					
Resolution			16	Bits	
Voltage Output Span <sup>2</sup>			22.5	V	$V_{REF}$ =5V, within a range of -16.25 to 22.5V
Differential Nonlinearity <sup>2</sup>	-1		1	LSB	Guaranteed monotonic by design over temperature.
COMPARATOR DAC DYNAMIC SPECIFICATIONS					
Output Voltage Settling Time <sup>2</sup>			1.5	μs	1V change to $\pm 1$ LSB.
Slew Rate <sup>2</sup>		5		V/µs	
Digital-to-Analog Glitch Energy <sup>2</sup>		20		nV-s	
Glitch Impulse Peak Amplitude <sup>2</sup>			15	mV	
REFERENCE INPUT					
V <sub>REF</sub> DC Input Impedance	1			MΩ	Typically 100 MΩ.
V <sub>REF</sub> Input Current	-10		10	μA	Per input. Typically $\pm 30$ nA.
V <sub>REF</sub> Range	2		5	v	
DIE TEMPERATURE SENSOR		1			1
Accuracy		±7		°C	
Output Voltage at 25°C		1.5		v	
Output Scale Factor		5		mV/°C	
Output Voltage Range	0		3	V	
INTERACTION & CROSSTALK	~			+-	
Crosstalk (VM) <sup>2</sup>	-0.01		0.01	% FSR	All channels in FIMV mode, measure the voltage for one channel in the highest current force range, once when three other channels are at FI = 0mA and once when they are at 2mA
Crosstalk (MI) <sup>2</sup>	-0.01		0.01	% FSR	All channels in FVMI mode, measure the current for one channel in the lowest current measure range, once when all three other channels are at $FV = -10V$ and once when they are at $+10V$
Crosstalk within a channel <sup>2</sup>			0.5	mV	All channels in FVMI mode, one channel at midscale, measure the current for one channel in the lowest current range, for a change in comparator or clamp DA

# **Preliminary Technical Data**

Parameter	Min	Typ <sup>1</sup>	Max	Units	Test Conditions/Comments
					levels for that PMU.
Shorted DUT Crosstalk <sup>2</sup>		TBD	TBD		S/C applied to one PMU channel, measure effect on other channels.
SPI INTERFACE LOGIC					
LOGIC INPUTS					
V <sub>IH</sub> , Input High Voltage	1.7/2.0			V	(2.3 to 2.7)/(2.7 to 5.25V) Jedec Compliant Input Levels
VIL, Input Low Voltage			0.7/0.8	V	(2.3 to 2.7)/(2.7 to 5.25V) Jedec Compliant Input Levels
I <sub>INH</sub> , I <sub>INL</sub> , Input Current	-1		1	μΑ	
C <sub>IN</sub> , Input Capacitance <sup>2</sup>			10	pF	
CMOS LOGIC OUTPUTS					SDO, CPOX
V <sub>он</sub> , Output High Voltage	DVcc - 0.4			V	
VoL, Output Low Voltage			0.4	V	$I_{OL} = 500 \mu\text{A}$
Tristate leakage current	-1		1	μA	
Output Capacitance <sup>2</sup>			10	рF	
OPEN DRAIN LOGIC OUTPUTS					BUSY, TMPALM, CGALM
VoL, Output Low Voltage			0.4	V	$I_{OL} = 500 \ \mu\text{A}, C_L = 50 \text{pF}, R_{PULLUP} = 1 \ k\Omega$
Output Capacitance <sup>2</sup>			10	pF	
LVDS INTERFACE LOGIC					
LOGIC INPUTS – Reduced Range Link					
Input Voltage Range	875		1575	mV	
Input Differential Threshold	-100		100	mV	
External Termination Resistance	80	100	120	Ω	
Differential Input Voltage	100			mV	
LOGIC OUTPUTS – Reduced Range Link					
Output Offset Voltage		1200		mV	
Output Differential Voltage		400		mV	
NOISE PERFORMANCE					
NSD of Measure Voltage In-Amp		TBD		nV/√Hz	@ 1kHz, measured at MEASOUT
NSD of Measure Current In-Amp		TBD		nV/√Hz	@ 1kHz, measured at MEASOUT
NSD of Force Amplifier		TBD		nV/√Hz	@ 1kHz, measured at FOH
POWER SUPPLIES					
AV <sub>DD</sub>	10		28	v	$ AV_{DD} - AV_{SS}  \le 33V$
AVss	-5		-23	v	
DVcc	2.3		5.25	v	
Alp	2.5		25	mA	Excluding Load Conditions
Alss			25	mA	Excluding Load Conditions
DIcc			3	mA	Excluding Loud Conditions
Max Power Dissipation <sup>2</sup>			7	W	
Power Supply Sensitivity <sup>2</sup>			,		From DC to 1kHz
$\Delta$ Forced Voltage/ $\Delta$ AV <sub>DD</sub>		-75		dB	
$\Delta$ Forced Voltage/ $\Delta$ AV <sub>ss</sub>		-75		dB	
$\Delta$ Measured Current/ $\Delta$ AV <sub>DD</sub>		-75		dB	
$\Delta$ Measured Current/ $\Delta$ AV <sub>DD</sub>		-75		dB	
$\Delta$ Forced Current/ $\Delta$ AV <sub>DD</sub>		-75		dB	
$\Delta$ Forced Current/ $\Delta$ AV <sub>DD</sub>		-75 -75		dВ	
$\Delta Measured Voltage/\Delta AV_{DD}$		-75 -75		dВ	
$\Delta Measured Voltage/\Delta AV_{DD}$		-75 -75		dВ	
-				dB dB	
$\Delta$ Forced Voltage/ $\Delta$ DV <sub>cc</sub> $\Delta$ Measured Current/ $\Delta$ DV <sub>cc</sub>		-90			
$\Delta Measured Current/\Delta DV_{CC}$		-90		dB	
	1	-90	1	dB	

 $^1$  Typical specifications are at 25°C and nominal supply, ±15.25V, unless otherwise noted.  $^2$  Guaranteed by design and characterization, not production tested.

 $\label{eq:FV} FV = Force\ Voltage,\ FI = Force\ Current,\ MV = Measure\ Voltage,\ MI = Measure\ Current\\ FSR = Full\ Scale\ Range,\ FSCR = Full\ Scale\ Current\ Range,\ FS = Full\ Scale.\\ Specifications\ subject\ to\ change\ without\ notice.\\ \end{cases}$ 

### **TABLE 2. TIMING CHARACTERISTICS**

 $AV_{DD} \ge 10V$ ,  $AV_{SS} \le -5V$ ,  $|AV_{DD} - AV_{SS}| \ge 20V$  and  $\le 33V$ ,  $DV_{CC} = 2.3V$  to 5.25V,  $V_{REF} = 5V$  $(T_J = +25 \text{ to } +90^\circ\text{C}, \text{ max specs unless otherwise noted.})$ 

Figure 5 and Figure 6)		
Limit at TMIN, TMAX	Unit	Description
20	ns min	SCLK Cycle Time.
8	ns min	SCLK High Time.
8	ns min	SCLK Low Time.
10	ns min	SYNC Falling Edge to SCLK Falling Edge Setup Time.
15	ns min	Minimum SYNC High Time.
5	ns min	29th SCLK Falling Edge to SYNC Rising Edge.
5	ns min	Data Setup Time.
4.5	ns min	Data Hold Time.
30	ns max	SYNC Rising Edge to BUSY Falling Edge.
1.2	µs max	BUSY Pulse Width Low
20	ns min	29 <sup>th</sup> SLCK Falling EDGE to LOAD Falling Edge
20	ns min	LOAD pulse width low
150	ns min	BUSY rising edge to FOH Output Response time
0	ns min	BUSY rising edge to LOAD falling edge
100	ns max	LOAD rising edge to FOH Output Response time
10	ns min	RESET Pulse Width Low.
300	µs max	RESET Time Indicated by BUSY Low.
100	ns min	Minimum SYNC High Time in Readback Mode.
25	ns max	SCLK Rising Edge to SDO Valid.
595	ns min	Single channel write time
E (Figure 7)		
Limit at TMIN, TMAX	Unit	Description
10	ns min	SCLK Cycle Time.
4	ns min	SCLK Pulse Width High and Low Time.
2	ns min	SYNC to SCLK Setup Time.
2	ns min	Data Setup Time.
2	ns min	Data Hold Time.
2	ns min	SCLK to SYNC Hold Time.
TBD	ns min	SCLK Rising Edge to SDO Valid.
TBD	ns min	SYNC high time
	Limit at TMIN, TMAX 20 8 8 10 15 5 5 4.5 30 1.2 20 20 150 0 100 100 100 100 100 100	Limit at TMIN, TMAX         Unit           20         ns min           8         ns min           8         ns min           10         ns min           15         ns min           5         ns min           5         ns min           30         ns max           1.2         μs max           20         ns min           30         ns min           150         ns min           20         ns min           20         ns min           10         ns min           20         ns min           100         ns min           100         ns min           300         μs max           100         ns min           25         ns min           595         ns min           2         ns min           <

<sup>1</sup> Guaranteed by design and characterization, not production tested. <sup>2</sup> All input signals are specified with  $t_r = t_f = 2$  ns (10% to 90% of V<sub>cc</sub>) and timed from a voltage level of 1.2 V.

<sup>3</sup>See Figure 5 and Figure 6

<sup>4</sup>This is measured with circuit the load circuit of Figure 4




Figure 3.. Load Circuit for CGALM, TMPALM






Figure 4. Load Circuit for SDO,  $\overline{BUSY}$  Timing Diagram

# Preliminary Technical Data








Figure 6. SPI Read Timing (Readback word contains 24 bits and can be clocked out with a minimum of 24 clock edges)

# AD5522




Figure 7. LVDS Read and Write Timing, (Readback word contains 24 bits and can be clocked out with a minimum of 24 clock edges)

# **ABSOLUTE MAXIMUM RATINGS**

Table 3. AD5522 Absolute Maximum Ratings

Parameter	Rating
Supply Voltage AV <sub>DD</sub> to AV <sub>SS</sub>	34V
AV <sub>DD</sub> to AGND	-0.3V to 34V
AVss to AGND	0.3V to -34V
V <sub>REF</sub> to AGND	-0.3 V, +7V
DUTGND, REFGND, AGND	AV <sub>DD</sub> +0.3V to AV <sub>SS</sub> -0.3V
DV <sub>cc</sub> to DGND	- 0.3V to 7V
Digital Inputs to DGND	- 0.3V to DV <sub>CC</sub> +0.3V
Analog Inputs to AGND	AV <sub>SS</sub> - 0.3V to AV <sub>DD</sub> +0.3V
Storage Temperature	–65°C to +125°C
Operating Junction Temperature	+25 to +90°C
Reflow Soldering	
Peak Temperature	230°C
Time at Peak Temperature	10s to 40s
Junction Temperature	150°C max

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition s above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE<sup>3</sup>

Thermal resistance values are specified for the worst-case conditions, i.e., specified for device soldered in circuit board for surface mount packages.

Air Flow (LFPM)		0	200	500	Unit
TQFP Exposed Pad Down	θια	22.3	17.2	15.1	°C/W
	οıθ	0.3			°C/W
TQFP Exposed Pad Up	Αιθ	TBD	TBD	TBD	°C/W
	эιθ	4.8			°C/W

Table 5. Thermal Resistance (JEDEC 4 layer (1S2P) board with cooling plate<sup>4</sup> at 45°C, natural convection at 55°C ambient)

Package Thermals	θιΑ	θιΑ	Unit
TQFP Exposed Pad Down	5.4	4.8	°C/W
TQFP Exposed Pad Up	3.0	0.3	°C/W

<sup>3</sup> Simulated Thermal information.

<sup>4</sup> Assumes perfect thermal contact between cooling plate and exposed paddle

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# AD5522

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





Table 6. Pin Function Description	ons
-----------------------------------	-----

Pin No.	Pin No.	Mnemonic	Description
Bottom	Тор	Exposed Pad	The exposed pad is electrically connected to AVss.
			TQFP with exposed pad on BOTTOM: For enhanced thermal, electrical and board level performance, the exposed paddle on the bottom of the package should be soldered to a corresponding thermal land paddle on the PCB.
22, 39, 62, 67, 79,	2, 14, 19, 42,59,	AV <sub>SS</sub> (0-4)	Negative analog supply voltage
1, 20, 41, 60, 74	7, 21, 40, 61, 80	AV <sub>DD</sub> (0-4)	Positive analog supply voltage
33	48	LOAD	Active low logic input used for synchronizing updates within one device or across a group of devices. If synchronization is not required, LOAD may be tied low and updates to DAC channels or PMU modes will happen as they are presented to the device. See the BUSY and LOAD FUNCTIONS section for detailed information.
34	47	DVcc	Digital supply voltage
10, 11, 50, 51, 69	12, 30, 31, 70, 71	AGND	Analog ground, reference points for force and measure circuitry
30	51	DGND	Digital ground reference point.
23	58	BUSY	Open Drain active low input/output indicating the status of interface.
24	57	SCLK	Clock input, active falling edge
25	56	CPOL0/ SCLK	Comparator output low in SPI mode and SCLK in LVDS interface mode
26	55	CPOH0/ SDI	Comparator output high in SPI mode and SDI in LVDS interface mode
27	54	SDI	Serial data input
28	53	SYNC	Frame sync, active low
29	52	CPOL1/SYNC	Comparator output low in SPI mode and SYNC in LVDS interface mode
31	50	CPOH1/SDO	Comparator output high in SPI mode and SDO in LVDS interface mode

# Preliminary Technical Data

32	49	SDO	Serial data out, for readback and diagnostic purposes
35	46	CPOL2/CPO0	Comparator output Low, comparator window in LVDS interface mode
36	45	CPOH2/CPO1	Comparator output Low, comparator window in LVDS interface mode
37	44	CPOL3/CPO2	Comparator output Low, comparator window in LVDS interface mode
38	43	СРОН3/СРО3	Comparator output Low, comparator window in LVDS interface mode
66, 65, 64,	15, 16, 17,	MEASOUT(0-3)	Multiplexed DUT voltage/Current sense output/temperature sensor voltage per channel,
63	18		referenced to AGND.
68	13	SYS_FORCE	External FORCE signal input, enables connection of system PMU.
70	11	SYS_SENSE	External SENSE signal output, enables connection of system PMU.
71	10	REFGND	Accurate analog reference input ground.
72	9	VREF	Reference Input for DAC channels, 5V for specified performance.
75	6	SPI/LVDS	Interface select pin. Logic low selects SPI interface compatible mode, logic high selects LVDS interface mode. In LVDS mode the CPOH(0-3) pins default to differential interface pins.
76	5	CGALM	CGALM is an open drain pin providing shared Alarm information for Guard amplifier and
			Clamp circuitry.
			By default, this output pin is disabled. The System Control Register allows user to enable this function and to set the open drain output as a latched output, or to configure either the Guard or Clamp function or both flagging the alarm pin.
			When this pin flags an alarm, the origins of the alarm may be determined by reading back the Alarm Status Register. Two flags per channel in this word (one latched, one unlatched) indicate which function caused the alarm and if the alarm is still present.
77	4	TMPALM	The function of this pin is to flag a Temperature Alarm. It is a latched active low open drain output indicating the junction temperature has exceeded either the programmed or default (130degC) temperature setting.
			Two flags in the Alarm Status Register (one latched, one unlatched) indicate if the temperature has dropped below 130degC or still above. User action is required to clear this latched alarm flag, by writing to the "CLEAR" bit in any of the PMU registers.
78	3	RESET	Active low, level sensitive input used to reset all internal nodes on the device to their power-on reset value.
3, 18, 43, 58	78, 63, 38, 23	С <sub>СОМР</sub> (0-3)	Compensation capacitor Input per channel. See section on compensation capacitors
2, 19, 42, 59	79, 62, 39, 22	C <sub>FF</sub> (0-3)	External capacitor optimizing the stability performance of the force amplifier (per channel) See section on Compensation Capacitors
80, 21, 40, 61	1, 60, 41, 20	EXTFOH(0-3)	Per channel, Force output for high current range. Use external resistor here for current range up to 64mA.
6, 15, 46, 55	75, 66, 35, 26	FOH(0-3)	Per channel force output for all other ranges.
4, 17, 44, 57	77, 64, 37, 24	EXTMEASIH(0-3)	Per channel sense input (high sense) for high current range.
5, 16, 45, 56	76, 65, 36, 25	EXTMEASIL(0-3)	Per channel sense input (Low sense) for high current range.
9, 12, 49, 52	72, 69, 32, 29	MEASVH(0-3)	Per channel DUT voltage sense input (high sense)
73	8	DUTGND	DUT voltage sense input (low sense). By default, DUTGND is shared between all four PMU channels. If user requires a DUTGND input per channel, the GUARDIN (0-3)/DUTGND(0-3) pin may be configured to be a DUTGND input per each PMU channel.
7, 14 , 47, 54	74, 67, 34, 27	GUARD (0-3)	Guard output drive.
8, 13, 48, 53	73, 68, 33, 28	GUARDIN(0-3) /DUTGND(0-3)	This pin has dual functionality; it may be either a Guard input per channel or DUTGND per channel. Its function is determined via the serial interface. The power on default is GUARDIN, where it functions as the input to the Guard Amplifier. Alternatively, it may be configured to be a DUTGND input per channel. If selected as DUTGND via the interface, it now provides a DUTGND per Channel function and the input to the Guard amplifier is internally connected to MEASVH. See section on Guard Amplifier

# AD5522





# TERMINOLOGY

### **Offset Error**

Offset error is a measure of the difference between actual and ideal voltage expressed in mV.

**Gain Error** Gain error is the difference between full-scale error and zero-scale error. It is expressed in %.

Gain Error = Full-Scale Error – Zero-Scale Error

### **Linearity Error**

Relative accuracy, or endpoint linearity, is a measure of the maximum deviation from a straight line passing through the endpoints of the full-scale range. It is measured after adjusting for offset error and gain error and is expressed in % FSR.

#### **CM Error**

Common Mode Error is the error at the output of the amplifier due to the common mode input voltage. It is expressed in % of FSR/V.

### **Clamp Accuracy**

Clamp accuracy is a measure of where the clamps begin to function fully and limit the clamped voltage or current.

### Leakage Current

Current measured at an output pin, when that function is off or high impedance.

### **Pin Capacitance**

Capacitance measured at a pin when that function is off or high impedance.

### Slew Rate

The rate of change of output voltage, expressed in V/ $\mu$ s.

### DAC SPECIFIC TERMS

### **Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1LSB maximum ensures monotonicity.

#### **Output Voltage Settling Time**

The amount of time it takes for the output of a DAC to settle to a specified level for a full-scale input change.

### Digital-to-Analog Glitch Energy

The amount of energy injected into the analog output at the major code transition. The area of the glitch in is specified in nV-s. It is measured by toggling the DAC register data between 0x1FFF and 0x2000.

### **Digital Crosstalk**

The glitch impulse transferred to the output of one converter due to a change in the DAC register code of another converter is defined as the digital crosstalk and is specified in nV-s.

### **Digital Feedthrough**

When the device is not selected, high frequency logic activity on the device's digital inputs can be capacitively coupled both across and through the device to show up as noise on the VOUT pins. It can also be coupled along the supply and ground lines. This noise is digital feedthrough.

# **FUNCTIONAL DESCRIPTION**

The AD5522 is a highly integrated quad per pin parametric measurement unit (PPMU) for use in semiconductor automatic test equipment. It contains programmable modes to force a pin voltage and measure the corresponding current (FVMI), force current measure voltage (FIMV), force current measure current (FIMI), force voltage measure voltage (FVMV) and force nothing measure voltage (FNMV) or measure current (FNMI). The PPMU can force or measure a voltage range of 22.5 V. It can force or measure currents ranging up to 64mA per channel using the internal amplifier, while the addition of an external amplifier enables higher current ranges. On Chip are all the DAC levels required for each PMU channel.

## FORCE AMPLIFIER

The force amplifier drives the analog output FOH, which drives a programmed current or voltage to the DUT (device under test). Headroom and footroom requirements for this amplifier is 3V on either end. An additional  $\pm 1$ V is dropped across the sense resistor when maximum current is flowing through it.

This amplifier is designed to drive DUT capacitances up to 10nF, with a compensation value of 100pF. Larger DUT capacitive load will require larger compensation capacitances.

Local feedback ensures the amplifiers are stable when disabled. A disabled channel reduces power consumption by 2.5mA/channel.

## COMPARATORS

Per channel, the DUT measured value is monitored by two comparators configured as window comparators. Internal DAC levels set the CPL and CPH (low and high) threshold values. There are no restrictions on the voltage settings of the comparator high and lows. CPL going higher than CPH is not a useful operation; however, it will not cause any problems to the device. CPOL and CPOH are continuous time comparator outputs.

#### Table 7. Comparator Output Function

TEST CONDITION	CPOL	СРОН
V <sub>DUT</sub> or I <sub>DUT</sub> > CPH		0
V <sub>DUT</sub> or I <sub>DUT</sub> < CPH		1
V <sub>DUT</sub> or I <sub>DUT</sub> > CPL	1	
V <sub>DUT</sub> or I <sub>DUT</sub> < CPL	0	
CPH > V <sub>DUT</sub> or I <sub>DUT</sub> > CPL	1	1

When using SPI interface, full comparator functionality is available. When using the LVDS interface, the comparator function is limited to one output per comparator, due to the large pin count requirement of the LVDS interface. In this case, comparator output available CPO (0-3) provides information on whether the measured voltage or current is inside or outside the set CPH and CPL window. Information of whether the measurement was high or low is available via the serial interfaces (Comparator Status Register).

#### Table 8. Comparator Output Function using LVDS interface

TEST CONDITION	CPO Output
CPL < V <sub>DUT</sub> And I <sub>DUT</sub> < CPH	1
$CPL > V_{DUT}$ or $I_{DUT} > CPH$	0

### CLAMPS

Current and voltage clamps are included on chip per PMU channel. They protect the DUT in the event of an open or a short. Internal DAC levels set the CLL and CLH (low and high) levels and the clamps work to limit the force amplifier in the event of a voltage or current at the DUT exceeding the set levels. The clamps also function to protect the DUT when a transient voltage or current spike occurs when changing to a different operating mode or when programming the device to a different current range.

The voltage clamps are active while forcing current and the current clamps are active while forcing voltage. By default, the current clamps are off. Simply set them up via the status register through the serial interface.

If a clamp level has been hit, this will be flagged via the  $\overline{CGALM}$  open drain output and the resulting alarm information may be read back via the SPI or LVDS interface. CLL should never be greater than CLH.

## **CURRENT RANGE SELECTION**

Integrated thin film resistors minimize external components and allow easy selection of current ranges from 5  $\mu$ A (200k $\Omega$ ), 20 $\mu$ A (50k $\Omega$ ), 200 $\mu$ A (5k $\Omega$ ) and 2mA (500 $\Omega$ ). Per channel, one current range up to 64mA may be accommodated by connecting an external sense resistor. For current ranges in excess of 64mA, it is recommended an external amplifier be used.

For the suggested current ranges, the maximum voltage drop across the sense resistors is  $\pm 1$ V, however, to allow for correction of errors, there is some over range available in the current ranges. The full-scale voltage range that can be loaded to the DAC is  $\pm 11.5$ V; the forced current may be calculated as follows:

$$FI = \frac{VFIN}{RSENSE \times Gain}$$

Where:

FI = Forced Current

VFIN = Voltage of the FIN DAC, See  $V_{OUT}$  for DAC levels. RSENSE = Selected Sense Resistor

Gain of Current Measure Instrumentation amplifier, it may be set (via the serial interface) to 5 or 10.

Using the  $5k\Omega$  sense resistor and ISENSE gain of 10, the maximum current range possible is  $\pm 225\mu$ A. Similarly for the other current ranges, there is an over range of 12.5% to allow for correction.

Also, the forced current range will only be the quoted full scale range with an applied reference of 5V or 2.5V (with ISENSE AMP gain = 5). The ISENSE amplifier is biased by the Offset DAC output voltage, in such as way as to center the Measure current output irrespective of the voltage span used.

When using the EXTFOHx outputs for current ranges up to 64mA, there is no switch in series with the EXTFOHx line, ensuring minimum capacitance presented at the output of the force amplifier. This is also an important feature if using a Pin electronics driver to provide high current ranges.

## **HIGH CURRENT RANGES**

With the use of an external high current amplifier, one high current range in excess of 64mA is possible. The high current amplifier simply buffers the force output and provides the drive for the required current.




Figure 10. Addition of high current amplifier for wider current range(>64mA)

### **DEVICE UNDER TEST GROUND (DUTGND)**

By default, there is one DUTGND input available for all four PMU channels. In some applications of a PMU, it is necessary that each channel operate from its own DUTGND level. There is a shared pin in the form of the GUARDIN(0-3)/DUTGND(0-3) which may be shared as either the input to the GUARD amplifier (GUARDIN), or as a DUTGND per channel function. This should be configured through the serial interface on power on as per required operation. The default connection is SW13b and SW14b. When configured as DUTGND per channel, this multifunction pin is no longer connected to the input of the guard amplifier, it is instead connected to the low end of the instrumentation amplifier (SW14a), and the input of the Guard amplifier is not connected internally to MEASVH (SW13a).




Figure 11. Using the DUTGND per channel Feature

# AD5522

### **GUARD AMPLIFER**

A Guard amplifier allows the user to bootstrap the shield of the cable to the voltage applied to the DUT, ensuring minimal drops across the cable. This is particularly important for measurements requiring a high degree of accuracy and in leakage current testing.

If not required, all four Guard Amplifiers may be disabled via the serial interface (through the System Control Register), this decreases the power consumption by 400uA per channel.

As described in the DUTGND section, the GUARDIN(0-3) /DUTGND(0-3) is a shared pin. It can function either as a guard amplifier input per channel or as a DUTGND input per channel as required by the end application. Refer to Figure 11.

A Guard alarm event occurs when the guard output moves more than 100mV away from the Guard input voltage for more than 200 $\mu$ s. In the event this happens, this will be flagged via the CGALM open drain output. As the guard and clamp alarm functions share the same alarm outputCGALM, the alarm information (alarm trigger and alarm channel) is available via the serial interface (ALARM STATUS REGISTER).

Alternatively, the serial interfaces allow the user to setup the  $\overline{CGALM}$  output to flag either the clamp status or the guard status. By default, this open drain alarm pin is an unlatched output, but may be set to a latched output via the serial interface, System Control Register.

## **COMPENSATION CAPACITORS**

Each channel requires an external compensation capacitor ( $C_{COMP}$ ) to ensure stability into the maximum load capacitance while ensuring settling time is optimized. In addition, one  $C_{FF}$  pin is provided to further optimize stability and settling time performance when in Force voltage mode. When changing from Force current to force voltage mode, the switch connecting  $C_{FF}$  capacitor is automatically closed. While the force amplifier is designed to drive load capacitances up to 10nF, using larger compensation capacitor values, it is possible to drive larger load at the expense of an increase in settling time. If a wide range of load capacitance must be driven, then an external multiplexer connected to the  $C_{COMP}$  pin will allow optimization of settling time versus stability. The series resistance of a switch placed on  $C_{COMP}$ , should typically be <50 $\Omega$ .

Similarly, connecting the  $C_{FF}$  node to a multiplexer externally, would cater for a wide range of CDUT in Force Voltage mode. The series resistance of the multiplexer used should be such that:



T-LL-0	Commented	Commence		
Table 9.	Suggested	Compensatio	on Cadacilo	r Selection

CLOAD	C <sub>COMP</sub>	C <sub>FF</sub>
≤lnF	100pF	220pF
≤10nF	100pF	lnF
≤100nF	CLOAD/100	CLOAD/10

### SYSTEM FORCE SENSE SWITCHES

Each channel has switches to allow connection of the force (FOHx) and sense (MEASVHx) lines to a central PMU for calibration purposes. There is one set of SYS\_FORCE and SYS\_SENSE pins per device.

### **TEMPERATURE SENSOR**

An on board temperature sensor monitors temperatures and in the event of the temperature exceeding a factory defined value,  $(130^{\circ}C)$  or a user programmable value, the device will protect itself by shutting down all channels and will flag an alarm through the latched open drain TMPALM pin. Alarm status may be readback from the Alarm Status Register or the PMU registers where latched and unlatched bits tell if an alarm has occurred and whether the temperature has dropped below the set alarm temperature.

### **MEASURE OUTPUT (MEASOUT)**

The measured DUT voltage or current (voltage representation of DUT current) is available on MEASOUT (0-3) with respect to AGND. The default MEASOUT range is the forced voltage range for voltage measure and current measure (nominally  $\pm$ 11.25V, depends on reference voltage and offset DAC) and includes some over range to allow for offset correction. The serial interface allows the user to select another MEASOUT range ADC to be used. Each PMU channel MEASOUT line may be made high impedance via the serial interface.

When using low supply voltages, ensure that there is sufficient headroom and footroom for the required force voltage range.

The Offset DAC also directly offsets the MEASURE output voltage level, but only when GAIN1 = 0.

MEA	SOUT Function	1	GAIN1 = "0"V <sub>REF</sub> = 5V	GAIN1 = "1"	
			MEASOUT Gain = 1	MEASOUT Gain = 1/5	
мv			±VDUT (up to 11.25V)	$0 \text{ to} \frac{4.5 \text{VREF}}{5}$	
МІ	GAIN0 = "0"	CURRENT MEAS GAIN = 10	$\pm V_{RSENSE} X 10 = up to \pm 11.25V$	0 to 4.5V	
	GAIN0 = "1"	CURRENT MEAS GAIN = 5	$\pm$ V <sub>RSENSE</sub> X 5 = up to $\pm$ 5.625	0 to 2.25V	

#### Table 10. MEASOUT Output Ranges

# AD5522

# DAC LEVELS

Each channel contains five dedicated DAC levels : one for the force amplifier, one each for the clamp high and low levels and one each for the comparator high and low levels.

The architecture of a single DAC channel consists of a 16-bit resistor-string DAC followed by an output buffer amplifier. This resistor-string architecture guarantees DAC monotonicity. The 16-bit binary digital code loaded to the DAC register determines at what node on the string the voltage is tapped off before being fed to the output amplifier.

The transfer function for DAC outputs is:

$$V_{OUT} = 4.5V_{REF} \left(\frac{DACCODE}{2^{16}}\right) - 3.5V_{REF} \left(\frac{OFFSETDAC\ CODE}{2^{16}}\right) + DUTGND$$

Where the voltage range must be take into account the +/-4V headroom and footroom requirements for the amplifier and sense resistor and must be within the range -16.25V to 22.5V (22V range + 500mV overrange to allow for correction).

## **OFFSET DAC**

The device is capable of forcing a 22.5V ( $4.5 \times V_{REF}$ ) voltage range. Included on chip is one 16 Bit offset DAC (one for all four channels) which allows for adjustment of the voltage range.

The useable range is -16.25V to 22.5V. Zero scale gives a fullscale range of 0V to +22.5V, mid scale gives  $\pm 11.25$ V, while the most negative useful range is in a range of -16.25V to 6.25V. Full scale loaded to the Offset DAC does not give a useful output voltage range as the output amplifiers are limited by available footroom. The following table shows the effect of the Offset DAC on the other DACs in the device.

# Table 11. OFFSET DAC Relationship with other DACs with $$V_{\rm REF}$= 5V$$

Offset DAC	DAC Code	DAC Output Voltage Range
Code		
0	0	0.00 V
0	32768	11.25 V
0	65535	22.50 V
32768	0	-8.75 V
32768	32768	2.50 V
32768	65535	13.75 V
42130	0	-11.25 V
42130	32768	0.00 V
42130	65535	11.25 V
60855	0	-16.25
60855	32768	-5.00
60855	65535	6.25
65535	-	Footroom Limitations

Therefore, depending on headroom available, the input to the Force Amplifier may be unipolar positive, or bipolar, either symmetrical or asymmetrical about DUTGND but always within a voltage span of 22.5V.

The offset DAC offsets all DAC functions. It also centers the current range, such that zero current always flows at midscale code irrespective of offset DAC setting.

Rearranging the transfer function for the DAC output gives the following equation to determine what Offset DAC code is required for a given reference and output voltage range.

OFFSETDACCODE =	$\left(2^{16}(V_{OUT} - DUTGND)\right)$		$(4.5 \times DACCODE)$
OFFSEIDACCODE -	3.5V <sub>REF</sub>	)_	()

## **OFFSET AND GAIN REGISTERS**

Each DAC level contains independent offset and gain control registers that allow the user to digitally trim offset and gain. These registers give the user the ability to calibrate out errors in the complete signal chain, including the DAC, using the internal m and c registers, which hold the correction factors. All registers in the AD5522 are volatile, so need to be loaded on power on during a calibration cycle.

The digital input transfer function for each DAC can be represented as

$$x2 = [(m+1)/2^n \times x1] + (c - 2^{n-1})$$

where:

 $x^2$  = the data-word loaded to the resistor string DAC.  $x^1$  = the 16-bit data-word written to the DAC input register. m = code in gain register (default code =  $2^{16} - 1$ .) c = code in offset register (default code =  $2^{15}$ ) n = DAC resolution (n = 16).

The calibration engine is only engaged when data is written to the x1 register. This has the advantage of minimizing the setup time of the device.

# **CACHED X2 REGISTERS**

Each DAC has a number of cached x2 values. These registers store the result of an offset and gain calibration in advance of a mode change. This enables the user to preload registers; allow the calibration engine to calculate the appropriate x2 value and store until ready to change modes. As the data is ready and held in the appropriate register, this enables mode changing be as time efficient as possible. If an update occurs to a DAC register set that is currently part of the operating PMU mode, the DAC output will update immediately (depending on LOAD condition).

### Offset and Gain registers for the FIN DAC

The FIN (force amplifier input) DAC level contains independent offset and gain control registers that allow the user to digitally trim offset and gain. There are six sets of x1, m and c registers, one set (x1, m and c) for the force voltage range, and one set for each of the force current ranges (4 internal current ranges and 1 external current range). Six x2 registers store calculated DAC values ready to load to the DAC register on a mode change.




Figure 12. FIN DAC Registers

### Offset and Gain registers for the COMPARATOR DACs

The Comparator DAC levels contain independent offset and gain control registers that allow the user to digitally trim offset and gain. There are six sets of (x1, m and c) registers, one set for the voltage mode, and one set for each of the four internal current ranges and one set for the external current range. In this way, x1 may also be preprogrammed, so switching different modes, allows for efficient switching into the required compare mode. Six x2 registers store cached calculated DAC values ready to load to the DAC register on a mode change.




Figure 13. Comparator Registers

### Offset and Gain registers for the Clamp DACs

The clamp DAC levels contain independent offset and gain control registers that allow the user to digitally trim offset and gain. There are just two sets of registers, one for the voltage mode and another register set (x1, m and c) for all five current ranges. Two x2 registers store cached calculated DAC values ready to load to the DAC register on a PMU mode change.




Figure 14. Clamp Registers

## $\boldsymbol{V}_{\text{REF}}$

One buffered analog input supplies all 20 DACs with the necessary reference voltage to generate the required DC levels.

## **REFERENCE SELECTION**

The voltage applied to the  $V_{REF}$  pin determines the output voltage range and span applied to the force amplifier, clamp and comparator inputs. This device can be used with a reference input ranging from 2V to 5V, however, for most applications, a reference input of 5V or 2.5V will be sufficient to meet all voltage range requirements. The DAC amplifier gain is 4.5, which gives a DAC output span of 22.5V. The DACs have offset and gain registers which can be used to calibrate out system errors.

In addition, the gain register can be used to reduce the DAC output range to the desired force voltage range. The Force DAC will retain 16 bit resolution even with a gain register setting of quarter scale (0x4000). Therefore, from a single 5V reference, it is possible to get a voltage span as high as 22.5V or as low as 5.625V all from one 5V reference.

When using the offset and gain registers, the chosen output range should take into account the system offset and gain errors that need to be trimmed out. Therefore, the chosen output range should be larger than the actual, required range.

When using low supply voltages, ensure that there is sufficient headroom and footroom for the required force voltage range. Also, note that with a supply differential of less than 18V and a full scale current range requirement, it is necessary to reduce the current measure in amp gain to 5 so the feedback path can swing through the full range.

Also, the forced current range will only be the quoted full scale range with an applied reference of 5V or 2.5V (with ISENSE AMP gain = 5).

For other voltage/current ranges, the required reference level can be calculated as follows:

- 1. Identify the nominal range required
- 2. Identify the maximum offset span and the maximum gain required on the full output signal range.
- 3. Calculate the new maximum output range including the expected maximum offset and gain errors.
- Choose the new required VOUT<sub>max</sub> and VOUT<sub>min</sub>, keeping the VOUT limits centered on the nominal values. Note that AV<sub>DD</sub> and AV<sub>SS</sub> must provide sufficient headroom.
- 5. Calculate the value of  $V_{REF}$  as follows:  $V_{REF} = (VOUT_{MAX} - VOUT_{MIN})/4.5$

# AD5522

# **Preliminary Technical Data**

### **Reference Selection Example**

Nominal Output Range = 10V (-2V to +8V)Offset Error =  $\pm 100mV$ Gain Error =  $\pm 0.5\%$ REFGND = AGND = 0V

- Gain Error = ±0.5%
   => Maximum Positive Gain Error = +0.5%
   => Output Range incl. Gain Error
   = 10 + 0.005(10)=10.05V
- 2) Offset Error = ±100mV
   => Maximum Offset Error Span = 2(100mV)=0.2V
   => Output Range including Gain Error and Offset Error = 10.05V + 0.2V = 10.25V
- 3)  $V_{REF}$  Calculation Actual Output Range = 10.25V, that is -2.125V to +8.125V (centered);  $V_{REF} = (8.125V + 2.125V)/4.5 = 2.28V$

If the solution yields an inconvenient reference level, the user can adopt one of the following approaches:

- 1. Use a resistor divider to divide down a convenient, higher reference level to the required level.
- 2. Select a convenient reference level above  $V_{REF}$  and modify the Gain and Offset registers to digitally downsize the reference. In this way the user can use almost any convenient reference level.
- 3. Use a combination of these two approaches

In this case, the optimum reference to choose is a 2.5V reference, then use the m and c registers and the OFFSET DAC to achieve the required -2V to +8V range. The ISENSE amplifier gain should be changed to a gain of 5. This ensures a full scale current range of the specified values and also allows optimization of power supplies and minimizes power consumption within the device.

# CALIBRATION

The user can perform a system calibration by overwriting the default values in the m and c registers for any individual DAC channels as follows:

Calculate the nominal offset and gain coefficients for the new output range (see previous example)

Calculate the new m and c values for each channel based on the specified offset and gain errors

# Calibration Example

Nominal Offset Coefficient = 32768 Nominal Gain Coefficient = 10/10.25x 65535 = 63937

### 12/12.26× 65535 = 64145

### Example 1: Gain Error = +0.5%, Offset Error = +100mV

1) Gain Error (0.5%) Calibration: 63937 × 0.995 = 63617 => Load Code "0b1111 1000 1000 0001" to m register

2) Offset Error (100mV) Calibration: LSB Size = 10.25/65535 = 156 μV; Offset Coefficient for 100mV Offset = 100/0.156 = 641 LSBs => Load Code "0b0111 1101 0111 1111" to c register

## SYSTEM LEVEL CALIBRATION

There are many ways to calibrate the device on power on. The following gives an example of how to calibrate the FIN DAC of the device without a DUT or DUT board connected. Calibration Procedure for Force and Measure circuitry:

- Calibrate Force Voltage (2 point) Write zero scale to the Force DAC (FIN), connect SYS\_FORCE to FOHx and SYS\_SENSE to MEASVHx, close the internal Force/Sense Switch (SW 7). Using the System PMU, measure the error between voltage at FOHx, MEASVHx and desired value. Similarly, load Full scale to the Force DAC, and measure the error between FOHx , MEASVH and the desired value. Work out m and c values. Load these values to appropriate m and c registers for Force DAC.
- 2) Calibrate Measure Voltage (2 point) Connect SYS\_FORCE to FOH, SYS\_SENSE to MEASVHx Close Internal Force/Sense switch (SW 7). Force voltage on FOH via SYS\_FORCE and measure voltage at MEASOUT. The difference is the error between the actual forced voltage and the voltage at MEASOUT.
- Calibrate Force current (2 point) In Force current mode, write zero and fullscale to the Force DAC. Connect SYS\_FORCE to external ammeter and to FOH pin. Measure error on zero and fullscale current and calculate m and c values.
- 4) Calibrate Measure Current (2 Point) Write zero scale to the Force DAC in Force Current mode. Connect SYS\_FORCE to an external ammeter and to the FOH pin. Measure the error between ammeter reading and MEASOUT reading. Repeat with Full scale loaded to the Force DAC.
- 5) Repeat for all four channels.

Similarly, calibrate the comparators and clamp DACs and load the appropriate gain and offset registers. Calibrating these DACs will require some successive approximation to find where the comparator trips or the clamps engage.

# FORCE VOLTAGE, FV

Most PMU measurements are performed while in force voltage and measure current mode, for example, when the device is used as a device power supply, or in continuity or leakage testing. In the force voltage mode, the voltage forced is mapped directly to the DUT. The voltage measure amplifier completes the loop giving negative feedback to the forcing amplifier. See Figure 15.

*Forced Voltage at DUT = VFIN* 

### Where:

VFIN = Voltage of the FIN DAC, See  $V_{OUT}$  for DAC levels.




Figure 15. Forcing voltage, measuring current

### FORCE CURRENT, FI

In the force current mode, the voltage at FIN is now converted to a current and applied to the DUT. The feedback path is now the current measure amplifier, feeding back the voltage measured across the sense resistor and MEASOUT reflects the voltage measured across the DUT. See Figure 16.

For the suggested current ranges, the maximum voltage drop across the sense resistors is  $\pm 1$ V, however, to allow for correction of errors, there is some over range available in the current ranges. The maximum full-scale voltage range that can be loaded to the FIN DAC is  $\pm 11.5$ V; the forced current may be calculated as follows:

$$FI = \frac{VFIN}{RSENSE \times Gain}$$

Where:

FI = Forced Current VFIN = Voltage of the FIN DAC, See V<sub>OUT</sub> for DAC levels. RSENSE = Selected Sense Resistor Gain of Current Measure Instrumentation amplifier, it may be set (via the serial interface) to 5 or 10.

The ISENSE amplifier is biased by the Offset DAC output voltage, in such as way as to center the Measure current output irrespective of the voltage span used.

Using the  $5k\Omega$  sense resistor and ISENSE gain of 10, the maximum current range possible is  $\pm 225 \mu A.$  Similarly for the other current ranges, there is an over range of 12.5% to allow for correction.




Figure 16. .Forcing current, measuring voltage Rev. PrL | Page 24 of 45

# **SERIAL INTERFACE**

The AD5522 contains two high-speed serial interfaces, an SPI compatible, interface operating at clock frequencies up to 50MHz, and an EIA-644-compliant, LVDS interface. To minimize both the power consumption of the device and on-chip digital noise, the interface powers up fully only when the device is being written to, that is, on the falling edge of SYNC.

# **SPI INTERFACE**

The serial interface operates over a 2.3V to  $5.25V DV_{CC}$  supply range. The serial interface is controlled by four pin, as follows:

SYNC Frame synchronization input.

SDI Serial data input pin.

SCLK Clocks data in and out of the device.

SDO Serial data output pin for data readback purposes.

There is also an  $\overline{\text{SPI}}/\text{LVDS}$  select pin, which must be held low for SPI interface and high for LVDS interface.

# LVDS INTERFACE

The LVDS interface uses the same input pins as the SPI interface with the same designations. In addition, three other pins are provided for the complementary signals needed for differential operation, thus:

SYNC/SYNC Differential frame synchronization signal.

SDI/SDI Differential serial data input.

SCLK/SCLK Differential clock input.

SDO/SDO Serial data output pin for data readback

# SERIAL INTERFACE WRITE MODE

The AD5522 allows writing of data via the serial interface to every register directly accessible to the serial interface, which is all registers except the DAC registers.

The serial word is 29 bits long. The serial interface works with both a continuous and a burst (gated) serial clock. Serial data applied to SDI is clocked into the AD5522 by clock pulses applied to SCLK. The first falling edge of  $\overline{\text{SYNC}}$  starts the write cycle. At least 29 falling clock edges must be applied to SCLK to clock in 29 bits of data, before  $\overline{\text{SYNC}}$  is taken high again.

The input register addressed is updated on the rising edge of  $\overline{\text{SYNC}}$ . In order for another serial transfer to take place,  $\overline{\text{SYNC}}$  must be taken low again.

# **RESET FUNCTION**

the section Power On Default). This sequence takes approx  $300\mu$ s. The falling edge of RESET initiates the reset process; BUSY goes low for the duration, returning high when RESET is complete. While BUSY is low, all interfaces are disabled. When BUSY returns high, normal operation resumes and the status of the RESET pin is ignored until it goes low again. The SDO output will be high impedance during a power on reset or a RESET.

Power on reset follows the same function as  $\overline{\text{RESET}}$ .

# **BUSY AND LOAD FUNCTION**

BUSY is an open drain output that indicates the status of the AD5522 interface. When writing to any of the registers BUSY goes low and stays low until the command completes.

Writing to a DAC register drives the BUSY signal low for longer than a simple PMU or System Control Register write. For the DACs, the value of the internal cached (x2) data is calculated and stored each time the user writes new data to the corresponding x1 register. During this write and calculation, the BUSY output is driven low. While BUSY is low, the user can continue writing new data to the x1, m, or c registers, but no output updates can take place.

X2 values are stored and held until a PMU word is written that calls the appropriate cached x2 register. Only then does a DAC output update.

The DAC outputs and PMU modes are updated by taking the  $\overline{\text{LOAD}}$  input low. If  $\overline{\text{LOAD}}$  goes low while  $\overline{\text{BUSY}}$  is active, the  $\overline{\text{LOAD}}$  event is stored and the DAC outputs or PMU modes update immediately after  $\overline{\text{BUSY}}$  goes high. A user can also hold the  $\overline{\text{LOAD}}$  input permanently low. In this case, the change in DAC outputs or PMU modes update immediately after  $\overline{\text{BUSY}}$  goes high.

The  $\overline{\text{BUSY}}$  pin is bidirectional and has a 50 k $\Omega$  internal pullup resistor. Where multiple AD5522 devices may be used in one system, the  $\overline{\text{BUSY}}$  pins can be tied together. This is useful where it is required that no DAC or PMU in any device is updated until all others are ready. When each device has finished updating the x2 registers, it will release the  $\overline{\text{BUSY}}$  pin. If another device has not finished updating its x2 registers, it will hold  $\overline{\text{BUSY}}$  low, thus delaying the effect of  $\overline{\text{LOAD}}$  going low. As there is only one multiplier shared between four channels, this task must be done sequentially, so the length of the  $\overline{\text{BUSY}}$ pulse will vary according to the number of channels being updated.


Bringing the level sensitive  $\overline{\text{RESET}}$  line low resets the contents of all internal registers to their power-on reset state (detailed in

### Table 12. BUSY Pulse Width

Action	BUSY Pulse Width (µs max)
Loading data to PMU, System Control Register or Readback	0.15
Loading x1 to any 1 PMU DAC Channel	1.25
Loading x1 to any 2 PMU DAC Channels	1.75
Loading x1 to any 3 PMU DAC Channels	2.25
Loading x1 to any 4 PMU DAC Channels	2.75

 $\overline{BUSY}$  Pulse Width = ((Number of channels +1) × 500ns) + 250ns

 $\overline{\text{BUSY}}$  also goes low during power-on reset and when a falling edge is detected on the  $\overline{\text{RESET}}$  pin.



*Figure 17. Multiple writes to DAC x1 registers* 

Writing data to the System control register, PMU control register, m or c registers do not involve the digital calibration engine, thus speeding up configuration of the device on power on.

### **REGISTER UPDATE RATES**

As mentioned previously the value of the X2 register is calculated each time the user writes new data to the corresponding X1 register. The calculation is performed by a three stage process. The first two stages take 500ns each and the third stage takes 250ns. When the writes to one of the X1 registers is complete the calculation process begins. If the write operation involves the update of a single DAC channel the user is free to write to another register provided that the write operation doesn't finish until the first stage calculation is complete, i.e. 500ns after the completion of the first write operation.




Figure 18. Multiple Single Channel writes engaging calibration engine

### **REGISTER SELECTION**

The serial word assignment consists of 29 bits. Bits 28 through to 22 are common to all registers, whether writing to or reading from the device. PMU3 to PMU0 data bits address each PMU channel (or associated DAC register). When PMU3 to PMU0 are all zeros, the System Control Register is addressed. Mode Bits MODE0 and MODE1 address the different sets of DAC registers and the PMU register.

### Readback Control, RD/WR

The  $R/\overline{W}$  bit set high initiates a readback sequence of PMU, Alarm, Comparator, System Control Register or DAC information as determined by address bits.

#### Table 14. Read and Write Functions of the AD5522

### PMU Address Bits, PMU3, PMU2, PMU1, PMU0

Bits PMU3 through PMU0 address each of the PMU channels on chip. This allows individual control of each PMU channel or any manner of combined addressing in addition to multi channel programming. PMU bits also allow access to write registers such as the System Control Register and the many DAC registers, in addition to reading from all the registers.

Table 1	Table 13. Mode Bits							
B23 B22 WRITE FUNCTION								
MODE1	MODE0	Action						
0	0	System Control Register or PMU Register						
0	1	DAC Gain (m) Register						
1	0	DAC Offset (c) Register						
1	1	DAC Input Data Register, (x1)						

B28	B27	B26	B25	B24 B23	B22 B21 to B0 5	SELECT	SELECTED REGISTER				
RD/WR	PMU3	PMU2	PMU1	PMU0	MODE1	MODE0	DATA BITS	CH3	CH2	CH1	CH0
WRITE F	UNCTION	s			I						
0	0	0	0	0	0	0	DATA BITS	Write to	System Con	trol Registe	r (Table 16
0	0	0	0	0	0	1	DATA BITS	RESERVE	D		
0	0	0	0	0	1	0	DATA BITS	RESERVE	D		
0	0	0	0	0	1	1	11 1111 1111 1111 1111 1111 1111b	NOP (No	Operation)		
0	0	0	0	0	1	1	DATA BITS other than all 1's	RESERVE	D		
WRITE A	DDRESSE	D DAC O	R PMU RE	GISTER							
0	0	0	0	1	Select DAC or F	PMU Registers.	DATA BITS	×	×	×	CHO
0	0	0	1	0	See Table 13			×	×	CH1	×
0	0	0	1	1				×	×	CH1	CH0
0	0	1	0	0				×	CH2	×	×
0	-	-	-	-				-	-	-	-
0	1	0	0	0				CH3	×	×	×
0	-	-	-	-				-	-	-	-
0	1	1	1	0				CH3	CH2	CH1	×
0	1	1	1	1				CH3	CH2	CH1	CH0
READ FU	INCTIONS	5									
1	0	0	0	0	0	0	All zeros	Read fro	m System Co	ontrol Regis	ter
1	0	0	0	0	0	1	All zeros	Read from Comparator Status Registers			egisters
1	0	0	0	0	1	0	Х	Reserved	k		
1	0	0	0	0	1	1	All zeros	Read fro	m Alarm Sta	tus Registei	ŕ
READ AD	DDRESSE	D DAC or	PMU REG	ilster – C	an only read on	e PMU or DAC re	gister at one time.				
1	0	0	0	1	PMU/.DAC REC	GISTER ADDRESS	DAC ADDRESS SEE	×	×	×	CH0
1	0	0	1	0	SEE Table 13		Table 21	×	×	CH1	×
1	0	1	0	0				×	CH2	×	×
1	1	0	0	0	]			CH3	×	х	×

### NOP (No Operation)

If a NOP (No Operation) command is loaded, no change is made to DAC or PMU registers. This code is useful when performing a read back of a register within the device (via the SDO pin) where a change of DAC code or PMU function may not be required

### **Reserved Commands**

Any bit combination that is not described in the Register address tables for the PMU, DAC and System Control Registers are Reserved commands. These commands are unassigned commands; they are reserved for factory use. To ensure correct operation of the device, do not used reserved commands.

AD5522

### WRITE SYSTEM CONTROL REGISTER

The System Control Register is accessed when the PMU channel address PMU3-PMU0 and Mode Bits, MODE1 and MODE0 are all zeros. It allows quick setup of different functions within the device. The System Control Register operates on a per device basis.

B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	<b>B</b> 7	B6	B5	B4	B3	B2	B1/0
RD/WR	PMU3	PMU2	PMU1	PMU0	MODE1	MODE0	CL3	CL2	CL1	CL0	CPOLH3	CPOLH2	<b>CPOLH1</b>	СРОСНО	CPBIASEN	DUTGND/CH	GUARD ALM	CLAMP ALM	Noltini	GUARD EN	GAIN1	GAINO	TMP ENABLE	TMP1	TMP0	LATCHED	0

#### Table 16. System Control Register Functions

Bit	Bit name	Description											
28	RD/WR	When low	ı, a write	function	takes plac	e to the selecte	ed register, while	if the RD	/WR bit is	set high,	this initiat	es a readback sequence	
(MSB)		of PMU, A	larm, Coi	mparato	r, System (	Control or DAC	register as deterr	mined by	address b	its.			
27	PMU3				ddress ea	ch of the PMU o	hannels in the de	evice. If a	ll four of t	his bits ar	re set to ze	ro, the System Control	
26	PMU2	Register is						65156				7	
25	PMU1	B27	B26	B25	B24	B23	B22		TED REGI		CUO	_	
24	PMU0	PMU3	PMU2	PMU1	PMU0	MODE1	MODE0	CH3	CH2	CH1	CH0	_	
		0	0	0	0	0	0	-	to Systen ×	Т	CHO	_	
		0	0	0	1 0	Select DAC of	PMU Registers.	×	×	× CH1	X	_	
			-		-	See below		×	×	CH1	CH0	_	
									× CH2	_		_	
		-	-	-	-			×	CH2	×	×	_	
		- 1	- 0	- 0	- 0			- CH3	- ×	-	_	_	
		-	-	-	-			СПЗ	-	×	× _	_	
		- 1	-	-	- 0			- CH3	- CH2	- CH1	×	_	
		1	1	1	1			CH3	CH2 CH2	CH1	CH0	_	
12	MODE1		-	-		addrossing of t	ho DMLL register		-	-		t register (x1). Set to	
23 22	MODEI				Control Re		ne PNIO register	or the Di	AC gain (n	i), onset (	c) or inpu	register (x1). Set to	
22	MODEO	MODE1			tion	5		٦					
		0	0			trol Register o	r PMU Register	1					
		0	1	-	C Gain (m	-							
		1	0		C Offset (			1					
		1	1			ata Register, (x1	)	1					
SYSTE	M CONTROL REC	GISTER SPE	CIFIC BIT			<u> </u>							
21	CL3	Clamp En	able. Bits	CL3 thro	ough CL0 e	enable and disa	ble the clamp fu	nction pe	r channel	A "0" dis	ables, whil	e a "1" enables. The	
20	CL2	clamp ena	able func	tion is al	so availab	le in the PMU re	gister on a per c	hannel b	asis. This c	lual funct	tionality all	ows flexible enable or	
19	CL1						ation on the stat back word from e					was most recently	
18	CL0	written to	o the clan	ip regist	er is avalla	ble in the readi	ack word from e	iner Pivi	o or syste	m Contro	Registers	•	
17	CPOLH3	Comparat	tor Outpu	ut Enable	. By defau	It the comparat	or outputs are hi	i-Z on po	wer on. A	"1" in eac	h bit posit	ion enables the	
16	CPOLH2											arator functions. The	
15	CPOLH1											lity allows flexible function, what was	
14	CPOLH0											em Control Registers.	
13	CPBIASEN	channels,	write a "	1″ to the	CPBIASEN	bit. A "0" disab		tors and	shuts ther	n down. (	Comparato	or Output Enables bits	
12	DUTGND/CH	DUTGND DUTGND pin now f	(CPOLHx) allow the user to switch on each comparator output individually, enabling bussing of comparator outputs. DUTGND per channel enable. The GUARDIN(0-3)/DUTGND(0-3) pins are shared pin functions and may be configured to enable a DUTGND per PMU channel or GUARD input per PMU channel. Setting this bit to "1" enables DUTGND per channel. In this mode, this pin now functions as a DUTGND pin on a per channel basis. The guard inputs are disconnected from this pin and instead connected directly to the MEASVH line by an internal connection. Default power on condition is GUARDIN(0-3).										
11	GUARD ALM		np and Guard Alarm Function share one open drain CGALM alarm pin. By default, the CGALM pin is disabled. Bits GUARD ALM										
10	CLAMP ALM		d CLAMP ALM allow the user to choose if they only wish to have both or either information flagged to the CGALM pin. Set high to able either alarm function.										
9	INT10K		ernal Sense Short, INT10K. Setting this bit high allows the user to connect in an internal sense short resistor of 10kΩ between the H and the MEASVH lines, (closes SW 7), it also closes SW 15, connecting another 10 kΩ resistor between DUTGND and AGND.										

# Preliminary Technical Data

8	GUARD EN	Guard enable. T power (typically				ower on; write a "1" to enable i	t. Disabling the guard funct	ion if not in use saves			
7	GAIN1	MEASOUT Output	ut Range.	. The MEAS	OUT range defa	ults to the voltage force span f	or voltage and current mea	surements, this is			
6	GAIN0	±11.25V, which i	ncludes s	some over	range to allow f	or offset correction. The MEAS( rical supplies and also for use o	OUT range may be reduced	by using the GAIN0			
		MEASOUT Fui	nction			$GAIN1 = "0"V_{REF} = 5V$	GAIN1 = "1"				
						MEASOUT Gain = 1	MEASOUT Gain = 1/5				
		MV				±VDUT (up to 11.25V)	$0 \text{ to} \frac{4.5 \text{VREF}}{5}$				
		MI GAIN0 =	" <b>0</b> " C	URRENT M	EAS GAIN = 10	$\pm V_{RSENSE} \times 10 = up \text{ to } \pm 11.25 \text{ V}$	′ 0 to 4.5V				
		GAIN0 =	<b>"1"</b> C	URRENT M	EAS GAIN = 5	$\pm$ V <sub>RSENSE</sub> X 5 = up to $\pm$ 5.625	0 to 2.25V				
5	TMP ENABLE	Thermal Shutdo	wn Funct	tion, TMP E	NABLE, TMP1, T	MP0					
4	TMP1					" to the TMP ENABLE bit (enab	led by default). Bits TMP1 a	nd TMP0 allow the			
3	TMP0	user to program	1	-	wn temperature	e of operation.					
		TMP ENABLE	TMP1	TMP0	Action						
		0	Х	Х	Thermal Shute	lown Disabled					
		1	Х	Х	Thermal Shute	lown Enabled					
		1	0	0	Shutdown at J (Power On De	unction Temp of 130°C Fault)					
		1	0	1	Shutdown at J	unction Temp of 120°C					
		1	1	0	Shutdown at J	unction Temp of 110°C					
		1	1	1	Shutdown at J	unction Temp of 100°C					
2	LATCHED	Configure open drain CGALM as a latched or unlatched output pin. When high, this bit sets the CGALM alarm output as latched outputs allowing it to drive a controller I/O without having to poll the line constantly. Default condition on power on is unlatched.									
1	0	Unused bits. Set	to 0.				· · ·				
0 (LSB)	0										

AD5522

### WRITE PMU REGISTER

To address PMU functions, set Mode bits MODE1, MODE0 low, this selects the PMU register as outlined in Table 13 and Table 14. The AD5522 has very flexible addressing, in that it allows writing of data to a single PMU channel, any combination of them or all PMU channels. This enables multi pin broadcasting to similar pins on a DUT. Bits 27 to 24 select which PMU or group of PMUs is addressed.

### Table 17. PMU Register Bits

B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	<b>B5</b> to B0
RD/WR	PMU3	PMU2	PMU1	PMU0	MODE1	MODE0	CH EN	FORCE1	FORCE0	х	C2	C1	CO	MEAS1	MEAS0	FIN	SF0	SF0	CL	CPOLH	Compare V/I	CLEAR	UNUSED DATA BITS

Bit	Bit name	Descri	<u> </u>										
28 (MSB)	RD/WR					•		cted register, while htrol or DAC registe					tes a readback
27	PMU3	Bits PN	//U3 th	rough	PMUC	0 address ea	ch of the PML	J channels in the d	evice. This	allows in	dividual o	control o	f each PMU channe
26	PMU2	or any	manne	er of co	ombir	ned addressi	ng in additior	n to multi-channel	orogramm	ing.			
25	PMU1	B27	B	26	B25	B24	B23	B22	SELEC	TED REC	SISTER		
24	PMU0	PMU	3 PN	MU2	PMU	J1 PMU0	MODE1	MODE0	CH3	CH2	CH1	CH0	
		0	0		0	0	0	0	Write	to Systen	n Control	Register	
		0	0		0	1	Select DAC	or PMU Registers	. ×	×	×	СНО	
		0	0		1	0	See below	-	×	×	CH1	×	
		0	0		1	1			×	×	CH1	CH0	_
		0	1		0	0	-		×	CH2	×	×	_
		-	-		-	-			-	-	-	-	_
		1	0		0	0			CH3	×	×	×	_
			-		-	-	-		-	-	-	-	_
		1	1		1	0	1		СНЗ	CH2	CH1	×	
				1	1			СНЗ	CH2	CH1	CH0	_	
22	I     I     I       MODE1     Mode Bits, MODE0 ar						addrossing	f the DMLL register					ut register (v1) Set
23 22	MODEI					U Register.	addressing c	of the Pillo register	of the DAG	- gain (m	, onset (t	.) 01 11101	ut legister (x1). Set
22	MODEO	MOD		MODE		Action			1				
		0		0			trol Register	or PMU Register	-				
		-		-			a of hegister	er i me negister	-				
		0		1 DAC Gain (m) Register									
		0											
		1		0	(	DAC Offset (	c) Register	(v1)	-				
		1			(	DAC Offset (		(x1)	-				
<b>PMU RE</b> 21	GISTER SPECIFIC	1 1 BITS Chann	el Enal	0 1 ble, Se	ا t high	DAC Offset ( DAC Input D to enable th	c) Register ata Register, i ne selected ch	(x1) nannel, similarly, se	t low to di	sable a se	lected ch	nannel or	group of channel:
21	CH EN	1 1 BITS Chann When	el Enal disable	0 1 ble, Se ed, SW	t high 2 is cl	DAC Offset ( DAC Input D to enable th losed, SW 5 (	c) Register ata Register, i ne selected ch open.	nannel, similarly, se					
21 20	CH EN FORCE1	1 1 BITS Chann When Bits FC	el Enal disable DRCE1 a	0 1 ble, Se ed, SW and FC	t high 2 is cl	DAC Offset ( DAC Input D to enable th losed, SW 5 o address the	c) Register ata Register, ( ne selected ch open. • force functio		MU channe	els (in ass	ociation	with P3-F	20). All
	CH EN	I BITS Chann When Bits FC combi user to	el Enal disable DRCE1 a nation	0 1 ble, Se ed, SW and FC as of for nize gli	t high 2 is cl DRCE0 rcing a	DAC Offset ( DAC Input D to enable th losed, SW 5 o address the and measuri esponse duri	c) Register ata Register, ne selected ch open. force functio ng (using ME ng mode cha	nannel, similarly, se on for each of the P AS0 and MEAS1) ar nges. While in thes	MU channe e available e modes, v	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20	CH EN FORCE1	I BITS Chann When Bits FC combi user tc DAC re	el Enal disable DRCE1 a nation o optim egister	0 1 ble, Se ed, SW and FC as of for nize gli r and th	t high 2 is cl DRCE0 rcing a itch re ne Clai	DAC Offset ( DAC Input D to enable th losed, SW 5 o address the and measuri sponse duri mp DAC reg	c) Register ata Register, ne selected ch open. force functio ng (using ME ng mode cha	nannel, similarly, se on for each of the P ASO and MEAS1) ar	MU channe e available e modes, v	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20	CH EN FORCE1	I BITS Chann When Bits FC combi user tc DAC re FOR	el Enal disable DRCE1 a nation o optim egister <b>CE1</b>	0 1 ble, Se ed, SW and FC is of for nize gli and th FORC	t high 2 is cl DRCE0 rcing a itch re ne Clai	DAC Offset ( DAC Input D to enable th losed, SW 5 o address the and measuri rsponse duri mp DAC reg Action	c) Register ata Register, f ne selected ch open. force function ng (using ME ng mode cha ister will be co	nannel, similarly, se on for each of the P AS0 and MEAS1) ar nges. While in thes alibrated, stored in	MU channe e available e modes, v	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20	CH EN FORCE1	I BITS Chann When Bits FC combi user tc DAC re FOR 0	el Enal disable DRCE1 a nation o optim egister <b>CE1</b>	0 1 ble, Se ed, SW and FC as of for nize gli and th <b>FORC</b> 0	t high 2 is cl DRCE0 rcing a itch re ne Clar	DAC Offset ( DAC Input D to enable th losed, SW 5 o address the and measuri esponse duri mp DAC reg Action FV & Curren	c) Register ata Register, i ne selected ch open. force function ng (using ME ng mode cha ister will be co t Clamp (if cla	nannel, similarly, se on for each of the P AS0 and MEAS1) ar nges. While in thes alibrated, stored in amp enabled)	MU channe e available e modes, v	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20	CH EN FORCE1	I BITS Chann When Bits FC combi user to DAC re FOR 0 0	el Enal disable DRCE1 a nation o optim egister <b>CE1</b>	0 1 ble, Se ed, SW and FC is of for nize gli and th <b>FORC</b> 0 1	t high 2 is cl DRCE0 rcing a itch re ne Clai	DAC Offset ( DAC Input D to enable th losed, SW 5 o address the and measuri esponse duri mp DAC reg Action FV & Curren FI & Voltage	c) Register ata Register, i ne selected ch open. force function ng (using ME ng mode cha ister will be co t Clamp (if cla clamp (if cla	nannel, similarly, se on for each of the P AS0 and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) mp enabled)	MU channe e available e modes, v x2 registe	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20	CH EN FORCE1	I BITS Chann When Bits FC combi user tc DAC re FOR 0 0 1	el Enal disable DRCE1 a nation o optim egister <b>CE1</b>	0 1 ble, Se ed, SW and FC as of for nize gli and th <b>FORC</b> 0 1 0	t high 2 is cl DRCE0 rcing a itch re ne Clar E <b>0</b>	DAC Offset ( DAC Input D o to enable the losed, SW 5 of o address the and measurities sponse during mp DAC reg <b>Action</b> FV & Current FI & Voltage Hi-Z FOH Voltage	c) Register ata Register, i ne selected ch open. force functio ng (using ME ng mode cha ister will be ca t Clamp (if cla clamp (if cla oltage (pre loa	nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) mp enabled) ad FIN DAC & Clam	MU channe e available e modes, v x2 register	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20	CH EN FORCE1 FORCE0	I BITS Chann When Bits FC combi user to DAC re FOR 0 0	el Enal disable DRCE1 a nation o optim egister <b>CE1</b>	0 1 ble, Se ed, SW and FC is of for nize gli and th <b>FORC</b> 0 1	t high 2 is cl DRCE0 rcing a itch re ne Clar E <b>0</b>	DAC Offset ( DAC Input D o to enable the losed, SW 5 of o address the and measurities sponse during mp DAC reg <b>Action</b> FV & Current FI & Voltage Hi-Z FOH Voltage	c) Register ata Register, i ne selected ch open. force functio ng (using ME ng mode cha ister will be ca t Clamp (if cla clamp (if cla oltage (pre loa	nannel, similarly, se on for each of the P AS0 and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) mp enabled)	MU channe e available e modes, v x2 register	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20 19 18	CH EN FORCE1 FORCE0 RESERVED	I BITS Chann When Bits FC combi user tc DAC re FOR 0 0 1 1 1 0	el Enal disable RCE1 a nation o optim egister <b>CE1</b>	0 1 ble, See ed, SW and FC as of for nize gli and th <b>FORC</b> 0 1 0 1	t high 2 is cl DRCE0 rcing a itch re e Clai	DAC Offset ( DAC Input D to enable the losed, SW 5 & 0 address the and measuri esponse duri mp DAC reg <b>Action</b> FV & Curren FI & Voltage Hi-Z FOH VC	c) Register ata Register, i ne selected ch open. force functio ng (using ME ng mode cha ister will be ca t Clamp (if cla clamp (if cla oltage (pre loa urrent (pre loa	nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) and FIN DAC & Clam ad FIN DAC & Clam	MU channe e available e modes, v x2 register b DAC) b DAC)	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20 19	CH EN FORCE1 FORCE0	I BITS Chann When Bits FC combi user tc DAC re FOR 0 0 1 1 1 0	el Enal disable RCE1 a nation o optim egister <b>CE1</b>	0 1 ble, See ed, SW and FC as of for nize gli and th <b>FORC</b> 0 1 0 1	t high 2 is cl DRCE0 rcing a itch re e Clai	DAC Offset ( DAC Input D to enable the losed, SW 5 & 0 address the and measuri esponse duri mp DAC reg <b>Action</b> FV & Curren FI & Voltage Hi-Z FOH VC	c) Register ata Register, i ne selected ch open. force functio ng (using ME ng mode cha ister will be ca t Clamp (if cla clamp (if cla oltage (pre loa urrent (pre loa	nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) mp enabled) ad FIN DAC & Clam	MU channe e available e modes, v x2 register b DAC) b DAC)	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20 19 18	CH EN FORCE1 FORCE0 RESERVED	I BITS Chann When Bits FC combi user tc DAC re FOR 0 0 1 1 1 0	el Enal disable PRCE1 a nation o optim egister <b>CE1</b>	0 1 ble, See ed, SW and FC is of for nize gli and th <b>FORC</b> 0 1 0 1	t high 2 is cl DRCE0 rcing a itch re e Clai	DAC Offset ( DAC Input D n to enable th losed, SW 5 o address the and measuri rsponse duri mp DAC reg <b>Action</b> FV & Curren FI & Voltage Hi-Z FOH Vo Hi-Z FOH Cu	c) Register ata Register, i ne selected ch open. force functio ng (using ME ng mode cha ister will be ca t Clamp (if cla clamp (if cla oltage (pre loa urrent (pre loa	nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) and FIN DAC & Clam ad FIN DAC & Clam	MU channe e available e modes, v x2 register b DAC) b DAC)	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20 19 18 17	CH EN FORCE1 FORCE0 RESERVED C2	I Chann When Bits FC combi user tc DAC re FOR 0 0 1 1 1 0 Bits C2	el Enal disable DRCE1 a nation o optim egister <b>CE1</b>	0 1 ble, See ed, SW and FC is of for nize gli and th <b>FORC</b> 0 1 0 1 0 1	t high 2 is cl DRCE0 PRCE0 rcing a a tch re ne Clar E0	DAC Offset ( DAC Input D n to enable th losed, SW 5 o address the and measuri rsponse duri mp DAC reg <b>Action</b> FV & Curren FI & Voltage Hi-Z FOH Vo Hi-Z FOH Cu	c) Register ata Register, i ne selected ch open. force function ng (using ME ng mode cha ister will be ca t Clamp (if cla clamp (if cla clamp (if cla pltage (pre loa urrent (pre loa ection of the r	nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) and FIN DAC & Clam ad FIN DAC & Clam	MU channe e available e modes, v x2 register b DAC) b DAC)	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20 19 18 17 16	CH EN FORCE1 FORCE0 RESERVED C2 C1	I BITS Chann When Bits FC combi user tc DAC re FOR 0 0 1 1 1 0 Bits C2 C2	el Enal disable DRCE1 a nation o optim egister <b>CE1</b>	0 1 ble, See ed, SW and FC is of for nize gli and th <b>FORC</b> 0 1 0 1 0 1	t high 2 is cl DRCE0 DRCE0 tch re tch re tch re claa E0 Addree Actio	DAC Offset ( DAC Input D n to enable th losed, SW 5 o address the and measuri rsponse duri mp DAC reg <b>Action</b> FV & Curren FI & Voltage Hi-Z FOH Vo Hi-Z FOH Vo	c) Register ata Register, i ne selected ch open. force function ng (using ME ng mode cha ister will be ca t Clamp (if cla clamp (if cla clamp (if cla pltage (pre loa urrent (pre loa current (pre loa current (pre loa	nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) and FIN DAC & Clam ad FIN DAC & Clam	MU channe e available e modes, v x2 register b DAC) b DAC)	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20 19 18 17 16	CH EN FORCE1 FORCE0 RESERVED C2 C1	I BITS Chann When Bits FC combi user tc DAC re FOR 0 0 1 1 1 0 Bits C2 0 0	el Enal disable DRCE1 a nation o optim egister CE1 ethrou C1 0	0 1 ble, Se ed, SW and FC is of for- nize gli and th FORC 0 1 0 1 0 1 0 1 0 1 0 1 0 1	t high 2 is cl DRCE0 DRCE0 tch re te Clar E0 Action ±5µA ±20µ	DAC Offset ( DAC Input D a to enable the losed, SW 5 of address the and measurices and measurice	c) Register ata Register, i ne selected ch open. force function ng (using ME ng mode cha ister will be co t Clamp (if cla clamp (if cla clamp (if cla pltage (pre loa urrent (pre loa urrent (pre loa ction of the r ge nge	nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) and FIN DAC & Clam ad FIN DAC & Clam	MU channe e available e modes, v x2 register b DAC) b DAC)	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20 19 18 17 16	CH EN FORCE1 FORCE0 RESERVED C2 C1	I BITS Chann When Bits FC combi user tc DAC re FOR 0 0 1 1 1 0 0 Bits C2 0 0 0	el Enal disable DRCE1 a nation o optim egister CE1	0 1 ble, Se ed, SW and FC is of for- nize gli and the FORC 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	t high 2 is cl PRCEO PRCEO EO EO EO EO EO EO EO EO EO EO EO EO E	DAC Offset ( DAC Input D a to enable the losed, SW 5 of address the and measuric esponse duri mp DAC reg <b>Action</b> FV & Curren FI & Voltage Hi-Z FOH Voltage Hi-Z FOH Voltage Hi-Z FOH Current ran A current ran the current ran	c) Register ata Register, i ne selected ch open. force function ng (using ME ng mode cha ister will be co t Clamp (if cla clamp (if cla oltage (pre loa urrent (pre loa urrent (pre loa ange ange ange	nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) and FIN DAC & Clam ad FIN DAC & Clam	MU channe e available e modes, v x2 register b DAC) b DAC)	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20 19 18 18 17 16	CH EN FORCE1 FORCE0 RESERVED C2 C1	I BITS Chann When Bits FC combi user tc DAC re FOR 0 0 1 1 1 0 0 Bits C2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	el Enal disable DRCE1 a nation o optim egister CE1 c throu C1 0 0 1	0 1 ble, Se ed, SW and FC s of for nize gli and the FORC 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	t high 2 is cl PRCE00 rcing a tch re e Clar E0 addre ±5µA ±20µ ±200 ±2m	DAC Offset ( DAC Input D DAC Input D of the enable the losed, SW 5 of of address the and measuring esponse during mp DAC reg <b>Action</b> FV & Current FI & Voltage Hi-Z FOH Voltage Hi-Z FOH Voltage Hi-Z FOH Voltage Hi-Z FOH Voltage Hi-Z FOH Current rand A current rand A current rand	c) Register ata Register, i ne selected ch open. force function ng (using ME ng mode cha ister will be ca ister will be ca t Clamp (if cla clamp (if cla oltage (pre loa urrent (pre loa urrent (pre loa ection of the r ge nge ange nge	nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) and FIN DAC & Clam ad FIN DAC & Clam	MU channe e available e modes, v x2 register b DAC) b DAC)	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20 19 18 17 16	CH EN FORCE1 FORCE0 RESERVED C2 C1	I BITS Chann When Bits FC combit User tc DAC re FOR 0 0 1 1 1 0 0 Bits C2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	el Enal disable PRCE1 a nation o optime egister CE1 0 0 1 1	0 1 ble, Se ed, SW and FC s of for nize gli and the FORC 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	t high 2 is cl PRCE00 rcing a tch re e Clar E0 addre ±5µA ±20µ ±200 ±2m	DAC Offset ( DAC Input D DAC Input D DAC Input D Dadress the and measuri esponse duri mp DAC reg Action FV & Curren FI & Voltage Hi-Z FOH VC Hi-Z FOH VC Hi-Z FOH VC Hi-Z FOH CU ess allow sele on A current ra DµA current ra a current ra ernal current	c) Register ata Register, i ne selected ch open. force function ng (using ME ng mode cha ister will be ca ister will be ca t Clamp (if cla clamp (if cla oltage (pre loa urrent (pre loa urrent (pre loa ection of the r ge nge ange nge	nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) and FIN DAC & Clam ad FIN DAC & Clam	MU channe e available e modes, v x2 register b DAC) b DAC)	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil
21 20 19 18 17 16	CH EN FORCE1 FORCE0 RESERVED C2 C1	1           BITS           Chann           When           Bits FC           combin           User to:           DAC rest           FOR           0           1           1           0           1           0           Bits C2           0	el Enal disable PRCE1 a nation o optime egister CE1 0 0 1 1 0 0	0 1 ble, Se ed, SW and FC so of for- nize gli and th <b>FORC</b> 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	I       I <t< td=""><td>DAC Offset ( DAC Input D DAC Input D DAC Input D DAC Input D Dadress the and measuri esponse duri mp DAC reg <b>Action</b> FV &amp; Curren FI &amp; Voltage Hi-Z FOH VC Hi-Z FOH VC Hi-Z FOH VC Hi-Z FOH CU ess allow sele <b>D</b> A current ran IA current ran DµA current ran ernal current</td><td>c) Register ata Register, i ne selected ch open. force function ng (using ME ng mode cha ister will be ca ister will be ca t Clamp (if cla clamp (if cla oltage (pre loa urrent (pre loa urrent (pre loa ection of the r ge nge ange nge</td><td>nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) and FIN DAC &amp; Clam ad FIN DAC &amp; Clam</td><td>MU channe e available e modes, v x2 register b DAC) b DAC)</td><td>els (in ass e. The Hi-2 vith PMU</td><td>ociation v Z (voltage Hi-Z, nev</td><td>with P3-F e and cur v x1 code</td><td>P0). All rrent) modes allow es loaded to the Fil</td></t<>	DAC Offset ( DAC Input D DAC Input D DAC Input D DAC Input D Dadress the and measuri esponse duri mp DAC reg <b>Action</b> FV & Curren FI & Voltage Hi-Z FOH VC Hi-Z FOH VC Hi-Z FOH VC Hi-Z FOH CU ess allow sele <b>D</b> A current ran IA current ran DµA current ran ernal current	c) Register ata Register, i ne selected ch open. force function ng (using ME ng mode cha ister will be ca ister will be ca t Clamp (if cla clamp (if cla oltage (pre loa urrent (pre loa urrent (pre loa ection of the r ge nge ange nge	nannel, similarly, se on for each of the P ASO and MEAS1) ar nges. While in thes alibrated, stored in amp enabled) and FIN DAC & Clam ad FIN DAC & Clam	MU channe e available e modes, v x2 register b DAC) b DAC)	els (in ass e. The Hi-2 vith PMU	ociation v Z (voltage Hi-Z, nev	with P3-F e and cur v x1 code	P0). All rrent) modes allow es loaded to the Fil

### Table 18. PMU Register Functions

# Preliminary Technical Data

14	MEAS1				0 allow selection of the required measure mode		easout line to be disabled, connected			
13	MEAS0	-	<u> </u>		nsor or enabled for measurement or current or v	voltage. I				
		MEAS		EAS0	Action					
		0	0		MEASOUT connected to I SENSE					
		0	1		MEASOUT connected to V SENSE					
		1	0		MEASOUT connected to Temperature Sensor					
		1	1		MEASOUT Hi-Z (SW 12 Open)					
12	FIN	Bit FIN :	= 0 swit	ches th	e input of the force amplifier to GND, while FIN =	= 1 connects it to	o FIN DAC output.			
11	SFO				address each of the different combinations of sw					
10	SSO	and ser address		ne DUT.	Selection of which channel the system force and	d sense lines are	connected to as per P3 to P0			
		SF0	SS0	Actio	n					
		0	0	SYS_F	ORCE and SYS_SENSE Hi-Z					
		0	1	SYS_F	ORCE Hi-Z, SYS_SENSE connected to MEASVHx					
		1	0	SYS_F	ORCE connected to FOHx, SYS_SENSE Hi-Z					
		1	1	SYS_F	ORCE connected to FOHx, SYS_SENSE connecte	d to MEASVHx				
9	CL	availab reading	le in the back i	e Syster nforma	e bit. A logic high enables the clamp function for n control register. This dual functionality allows t tion on the status of the clamp enable function c is available in the readback word from either PM	flexible enable o on a per channel	r disabling of this function. When basis, what was most recently written			
8	CPOLH	CPBIAS	EN mus	t be en	nable bit. A logic high enables the comparator o abled in the SYSTEM CONTROL REGISTER. The cc gister. This dual functionality allows flexible enab	omparator outpu	It enable function is also available in			
7	COMPARE V/I	A logic	high se	lects co	ompare voltage function, while logic low, current	t function.				
6	CLEAR				hed alarm bit and pin (temperature, guard or cla np and guard) conditions on all four PMU channe		to the Clear bit position. This bit applies			
5	0	Unused	l bits. S	et to 0.						
4										
5         0         Unused bits. Set to 0.           4										
2	2									
1	1									
0 (LSB)	1									

AD5522

### WRITE DAC REGISTER

The DAC input, gain and offset registers are addressed through a combination of PMU bits (Bits 27 through 24) and MODE bits (Bits 23 and 22). Bits A5 through A0 address each of the DAC levels on chip. D15 through D0 are the DAC data Bits when writing to these registers. PMU address bits allow addressing to DAC across any combination of PMU channels.

### Table 19. DAC Register Bits

B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16	B15 to B0
RD/WR	PMU3	PMU2	PMU1	PMU0	MODE1	MODE0	A5	A4	A3	A2	A1	A0	DATA BITS D15 (MSB to D0 (LSB)

### Table 20. DAC Register Functions

Bit	Bit name	Description									
28 (MSB)	RD/WR		,		•		ted register, while if /stem Control or DAC			<b>J</b> ,	
27	PMU3						J and DAC channels i				
26	PMU2			1		1	nbined addressing in	1			programmin
25	PMU1	B27	B26	B25		B23	B22		TED REC		
24	PMU0	PMU3	PMU2	PM	J1 PMU0	MODE1	MODE0	CH3	CH2	CH1	CH0
		0	0	0	0	0	0	Write	to Systen	n Control	Register
		0	0	0	1	Select DAC	or PMU Registers.	×	×	×	СНО
		0	0	1	0	See below		×	×	CH1	×
		0	0	1	1			×	×	CH1	CH0
		0	1	0	0			×	CH2	×	×
		-	-	-	-			-	-	-	-
		1	0	0	0			CH3	×	×	×
		-	-	-	-			-	-	-	-
		1	1	1	0			CH3	CH2	CH1	×
		1	1	1	1			CH3	CH2	CH1	CH0
23	MODE1	Mode Bit	s, MODEO	) and M	MODE1 allow	addressing o	f the DAC gain (m), o	ffset (c )	or input	register (	x1)
22	MODE0	MODE	1		Action	_					
		0	0		System Cont	rol Register o	r PMU Register				
		0	1		DAC Gain (r	n) Register					
		1	0		DAC Offset	(c) Register					
		1	1		DAC Input	)ata Register	r, (x1)				
DAC REGIST	ER SPECIFIC BITS										
21,20,19	A5,A4,A3	DAC Address Bits. A5 to A3 select which register set is addressed. See Tal									
18,17,16	A2,A1,A0	DAC Add	lress Bits,	A2 to	A0 select wh	ich DAC is add	dressed. See Table 21				
15 to 0(LSB)	D15 (MSB) to D0(LSB)	16 DAC [	16 DAC Data bits. D15 MSB.								

### DAC Addressing

For the FIN and Comparator (CPH & CPL) DACs, there are sets of x1, m and c registers for each current range and for the voltage range, but only two sets for the Clamp function (CLL and CLH).

When calibrating the device, m and c registers allow volatile storage of offset and gain coefficients. Calculation of the corresponding DAC x2 register only occurs when x1 data is loaded (no internal calculation occurs on m or c updates).

There is one Offset DAC per all four channels in the device, it is addressed through any PMU0-3 address. The Offset DAC only has an input register associated with it; there are no m or c registers for this DAC. When writing to this DAC, set both Mode bits high to address the DAC input register (x1).

This address table is also used for readback of a particular DAC address.

			Address b	oits A5 to A	3 (DAC ADDRESS	Register)						
		Register Set	000			001	010	011	100	101	110	111
A2 to A0			MODE1	MODE0								
(REGISTER ADDRESS)			0	1	RESERVED							
ADDRESS)			1	0	RESERVED							
	000	±5μA I range	1	1	OFFSET DAC	FIN	RESERVED	RESERVED	CPL	СРН	RESERVED	RESERVED
	001	±20μA l range	RESERVED			FIN	RESERVED	RESERVED	CPL	СРН	RESERVED	RESERVED
	010	±200μA I range	RESERVED			FIN	RESERVED	RESERVED	CPL	СРН	RESERVED	RESERVED
	011	±2mA l range	RESERVED			FIN	RESERVED	RESERVED	CPL	СРН	RESERVED	RESERVED
	100	±external I range	RESERVED			FIN	CLL I <sup>1</sup>	CLH I <sup>1</sup>	CPL	СРН	RESERVED	RESERVED
	101	Voltage range	RESERVED			FIN	CLL V <sup>2</sup>	CLH V <sup>2</sup>	CPL	СРН	RESERVED	RESERVED
	110	RESERVED	RESERVED			RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
	111	RESERVED	RESERVED			RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED

### Table 21. DAC Register Addressing

<sup>1</sup> CLL I = Clamp Level Low Current register. CLH I = Clamp Level High Current Register. When forcing a voltage, current clamps are engaged, so this register set will be loaded to the Clamp DAC.

<sup>2</sup> CLL V = Clamp Level Low Voltage register. CLH V = Clamp Level High Voltage Register. When forcing a current, voltage clamps are engaged, so this register set will be loaded to the Clamp DAC.

# AD5522

### **READ REGISTERS**

Readback of all the registers in the device is possible via the both SPI and LVDS interfaces. In order to readback data from a register, it is first necessary to write a "readback" command to tell the device which register is required to readback. See Table 22 to address the appropriate channel.

				Table	22. Read	Function	is of the AD552	2			
B28	B27	B26	B25	B24	B23	B22	B21 to B0		SELECTED	REGISTER	ł
RD/WR	PMU3	PMU2	PMU1	PMU0	MODE1	MODE0	DATA BITS	CH3	CH2	CH1	CH0
READ FU	JNCTION	S					L				
1	0	0	0	0	0	0	All zeros	Read from	m System (	Control Reg	jister
1	0	0	0	0	0	1	All zeros	Read from	m Compara	ator Status	Registers
1	0	0	0	0	1	0	Х	Reserved	ł		
1	0	0	0	0	1	1	All zeros	Read from	m Alarm St	atus Regist	er
READ A	DDRESSE	D PMU R	EGISTER	- ONLY (	ONE PMU F	REGISTER	CAN BE READ AT (	ONE TIME			
1	0	0	0	1	0	0	All zeros	×	×	×	CH0
1	0	0	1	0	0	0		×	×	CH1	×
1	0	1	0	0	0	0		×	CH2	×	×
1	1	0	0	0	0	0		CH3	×	×	×
READ A	DDRESSE	D DAC "I	m" Regist	ter – ONI	Y ONE DA	<b>C REGISTE</b>	R CAN BE READ A	T ONE TIM	ΛE		
1	0	0	0	1	0	1	DAC ADDRESS	×	×	×	CH0
1	0	0	1	0	0	1	SEE Table 21	×	×	CH1	×
1	0	1	0	0	0	1		×	CH2	×	×
1	1	0	0	0	0	1	-	CH3	×	×	×
READ A	DDRESSE	D DAC "o	c" Registe	er – ONLY	' ONE DAC	REGISTER	CAN BE READ AT	<b>ONE TIM</b>	E		
1	0	0	0	1	1	0	DAC ADDRESS	×	×	×	CH0
1	0	0	1	0	1	0	SEE Table 21	×	×	CH1	×
1	0	1	0	0	1	0		×	CH2	×	×
1	1	0	0	0	1	0		CH3	×	×	×
READ A	DDRESSE	D DAC "	x1″ Regis	ter – ONI	Y ONE DA	<b>C REGISTE</b>	R CAN BE READ A	T ONE TIM	NE		
1	0	0	0	1	1	1	DAC ADDRESS	×	×	×	CH0
1	0	0	1	0	1	1	SEE Table 21	×	×	CH1	×
1	0	1	0	0	1	1		×	CH2	×	×
1	1	0	0	0	1	1		CH3	×	×	×

Once the required channel has been addressed, the device will load the 24 bit Readback data into the MSB positions of the 29 Bit serial shift register, the five LSB bits will be filled with zeros. SCLK rising edges clock this readback data out on SDO(framed by the SYNC signal).

A minimum of 24 clock rising edges are required to shift the readback data out of the shift register. If writing a 24-bit word to shift data out of the device, user must ensure that the 24 bit write is effectively a NOP (No Operation) command. The last 5 bits in the shift register will always be 00000b, these five bits will become the MSBs of the shift register when the 24 bit write is loaded. To ensure the device receives a NOP command as outlined in Table 14, the recommended flush command is 0xFFFFFF and no change will be made to any register within the device.

Readback data may also be shifted out by writing another 29 bit write or read command. If writing a 29-bit command, the readback data will be MSB data available on SDO, followed by 00000b.

### **READBACK OF SYSTEM CONTROL REGISTER**

The readback function is a 24 bit word, mode, address and System Control Register data bits as shown in the following table.

Bit	B. Readback System Con Bit name	Description
23 (MSB)	MODE1	0
22	MODEO	0
	CONTROL REGISTER SPECI	
21	CL3	Readback the status of the individual Clamp Enable bits. A "0" means the clamp is disabled, while a "1" enabled.
20	CL2	The clamp enable function is also available in the System Control Register. This dual functionality allows flexible
19	CL1	enable or disabling of this function. When reading back information on the status of the clamp enable function,
18	CLO	<ul> <li>what was most recently written to the clamp register from either System Control register or PMU register will be available in the readback word.</li> </ul>
17	CPOLH3	Readback information on the Comparator Output Enable status. A "1" signifies the function is enabled, while a
16	CPOLH2	"0" disabled. A logic high indicates that the PMU comparator output is enabled, while if low, it's disabled. The
15	CPOLH1	- comparator output enable function is also available in the PMU Register. This dual functionality allows flexible
14	CPOLH0	<ul> <li>enable or disabling of this function. When reading back information on the status of the comparator output enable function, what was most recently written to the comparator register from either System Control register</li> </ul>
		or PMU register will be available in the readback word.
13	CPBIASEN	This readback bit tells the status of the Comparator Enable function. A "1" in this bit position means the Comparator functions are enabled, while a "0" disabled.
12	DUTGND/CH	DUTGND per channel enable. If this bit is set at "1", DUTGND per channel is enabled, while if "0", individual guard inputs are available per channel.
11	GUARD ALM	These bits give status on which of these alarm bits trigger the CGALM pin.
10	CLAMP ALM	
9	INT10K	If this bit is set high, the internal 10k resistor is connected between FOH and MEASVH, and between DUTGND and AGND. If low, they are disconnected.
8	GUARD EN	Readback status of the Guard amplifies. If high, Amplifiers are enabled.
7	GAIN1	Status of the selected MEASOUT Output Range.
6	GAIN0	
5	TMP ENABLE	Information is available on the status of the setting for Thermal shutdown function. Refer to System control
4	TMP1	write register.
3	TMP0	
2	LATCHED	This bit tells of the status of the open drain outputs. When high, the open drain alarm outputs are latched outputs, while if low, they are unlatched.
1	Unused Readback bits	Will be loaded with zeros.
0 (LSB)	7	

### Table 23. Readback System Control Register Data

## **READBACK OF PMU REGISTER**

The PMU readback function is a 24 bit word, mode, address and PMU data bits.

### Table 24. Readback PMU Register (Only one PMU register may be read back at any one time).

Bit	Bit name	Description
23 (MSB)	MODE1	0
22	MODE0	0
PMU REGISTER S	PECIFIC BITS	
21	CH EN	Channel Enable, If high selected channel is enabled, otherwise disabled.
20	FORCE1	These bits tell what force and measure mode the selected channel is in.
19	FORCE0	
18	RESERVED	0
17	C2	These three bits tell what forced or measured current range is set for the selected channel.
16	C1	
15	C0	
14	MEAS1	Bits MEAS1 and MEAS0 tell which measure mode is selected, voltage, current, temperature sensor or Hi-
13	MEAS0	Z.
12	FIN	This bit shows the status of the Force input amplifier.
11	SFO	The system force and sense lines may be connected to any of the four PMU channels. Reading back these
10	SSO	bits tell if they are switched in or not.
9	CL	A logic high in this readback position tells if the Per PMU clamp is enabled, while if low, the clamp is disabled. The clamp enable function is also available in the System Control Register. This dual functionality allows flexible enable or disabling of this function. When reading back information on the status of the clamp enable function, what was most recently written to the clamp register from either System Control register or PMU register will be available in the readback word.
8	CPOLH	A logic high indicates that the PMU comparator output is enabled, while if low, it's disabled. The comparator output enable function is also available in the System Control Register. This dual functionality allows flexible enable or disabling of this function. When reading back information on the status of the comparator output enable function, what was most recently written to the comparator register from either System Control register or PMU register will be available in the readback word.
7	COMPARE V/I	A logic high selects indicates the selected channel is comparing voltage function, while logic low, current function.
6	LTMPALM	TMPALM corresponds to the open drain TMPALM output pin which flags the user of a temperature event
5	TMPALM	exceeding the default or user programmed level. The temperature alarm is a per device alarm, and latched (LTMPALM) and unlatched (TMPALM) bits tell a temperature event occurred and if the alarm still exists (if the junction temperature still exceeds the programmed alarm level). To reset an alarm event, the user must write to the CLEAR bit in the PMU register.
4, 3, 2, 1, 0 (LSB)	Unused Readback bits	Will be loaded with zeros.

### **READBACK OF COMPARATOR STATUS REGISTER**

The Comparator output status Register is a read only register giving access to the output status of each of the comparators on the chip. Table 25 shows the format of the comparator readback word.

Bit	Bit name	Description	
23 (MSB)	MODE1	0	
22	MODE0	1	
COMPARATO	R STATUS REGISTER SPECIFIC B	ITS	
21	CPOLO	Comparator output conditions per channel corresponding to the comparator output pins.	
20	СРОНО		
19	CP0L1		
18	CP0H1		
17	CP0L2		
16	CP0H2		
15	CP0L3		
14	СР0Н3		
13 to 0 (LSB)	Unused Readback bits	Will be loaded with zeros.	

#### Table 25. Comparator Status Readback Register

### **READBACK OF ALARM STATUS REGISTER**

The Alarm Status register is a READ only register that gives information on temperature, clamp and guard alarm events. In the event the Guard and Clamp alarm functions are not used, (the alarm function may be switched off in the System Control Register). In this case, the Temperature alarm status is also available in the contents of any of the four PMU readback registers.

Bit	Bit name	Description
23 (MSB)	MODE1	1
22	MODE0	1
ALARM STA	TUS READBACK REGISTER	SPECIFIC BITS
21	LTMPALM	TMPALM corresponds to the open drain TMPALM output pin which flags the user of a temperature event
20	TMPALM	exceeding the default or user programmed level. The temperature alarm is a per device alarm, and latched (LTMPALM) and unlatched (TMPALM) bits tell a temperature event occurred and if the alarm still exists (ii the junction temperature still exceeds the programmed alarm level). To reset an alarm event, the user must write to the CLEAR bit in the PMU register.
19	LGO	$\overline{LGx}$ is the per channel latched Guard Alarm bit and $\overline{Gx}$ is an unlatched alarm bit. These bits give
18	GO	information on which channel flagged an alarm on the open drain alarm CGALM pin and if the alarm
17	LG1	condition still exists.
16	G1	
15	LG2	
14	G2	
13	LG3	
12	G3	
11	LC0	$\overline{LCx}$ is a per channel latched Clamp alarm bit and $\overline{Cx}$ is the unlatched alarm bit. These bits give
10	CO	information on which channel flagged an alarm on the open drain alarm CGALM pin and if the alarm
9	LC1	condition still exists.
8	<u>C1</u>	
7	LC2	
6	<u>C2</u>	
5	LC3	
4	<u>C3</u>	
3 to 0 (LSB)	Unused Readback bits	Will be loaded with zeros.

#### Table 26. Alarm Status Readback Register

### **READBACK OF DAC REGISTER**

The DAC readback function is a 24 bit word, mode, address and DAC data bits.

#### Table 27. DAC Register Readback

Bit	Bit name	Description
23 (MSB)	MODE1	0
22	MODE0	0
DAC READBAC	<b>K REGISTER SPECIFIC BITS</b>	
21 to 16	A5, A4, A3, A2, A1	Address Bits indicating the DAC register that is read.
15 to 0 (LSB)	D15 to D0	Contents of the addressed DAC register (x1, m or c).

## **POWER ON DEFAULT**

The power on default for all DAC channels is that the contents of each m register is set to full-scale (0xFFFF) and c register to midscale(0x8000). The contents of the DAC registers are :

Offset DAC: 0xA492, FIN DACs: 0x8000, CLL DACs: 0x0000, CLH DACs: 0xFFFF, CPL DACs: 0x0000, CPH DACs: 0xFFFF

The power on defaults of the PMU register and the System Control Register are shown below.

	SYSTEM CONTROL REGISTER POWER ON DEFAULT		PMU REGISTER POWER ON DEFAULT	
Bit	Bit name	Description	Bit name	Description
21 (MSB)	CL3	0	CH EN	0
20	CL2	0	FORCE1	0
19	CL1	0	FORCE0	0
18	CL0	0	RESERVED	0
17	CPOLH3	0	C2	0
16	CPOLH2	0	C1	1
15	CPOLH1	0	C0	1
14	CPOLH0	0	MEAS1	1
13	CPBIASEN	0	MEAS0	1
12	DUTGND/CH	0	FIN	0
11	GUARD ALM	0	SFO	0
10	CLAMP ALM	0	SSO	0
9	INT10K	0	CL	0
8	GUARD EN	0	CPOLH	0
7	GAIN1	0	COMPARE V/I	0
6	GAIN0	0	LTMPALM	1
5	TMP ENABLE	1	TMPALM	1
4	TMP1	0	Unused Data Bits	0
3	TMP0	0		0
2	LATCHED	0		0
1	Unused Data Bits	0		0
0 (LSB)	1	0		0

Table 28. Power on Default for System Control Register and PMU Register

### SETTING UP THE DEVICE ON POWER ON

On power on, default conditions are recalled from the power on reset register ensuring each PMU and DAC channel is powered up to a known condition. To operate the device, the user must:

- 1) Configure the device by writing to the System Control register to set up different functions as required.
- 2) Calibrate out errors and load required calibration values to (Gain) m and (Offset) c registers, and load codes to each DAC input register (x1). Once x1 values are loaded to the individual DACs, the calibration engine calculates the appropriate x2 value and stores it ready for the PMU address to call it.
- 3) Load the required PMU channel with the required force mode, current range etc. Loading the PMU channel configures the switches around the Force Amplifier, Measure function, clamps and comparators and also acts as a load signal for the DACs, loading the DAC register with the appropriate stored x2 value.
- 4) As the voltage and current ranges have individual DAC registers associated with them, each PMU register mode of operation calls a particular x2 register. Hence, only updates (changes to x1 register) to DACs associated with the selected mode of operation are reflected to the output of the PMU. If there is a change to the x1 value associated with a different PMU mode of operation, then this x1 value and it's m and c coefficients are used to calculate a corresponding x2 value which is stored in the correct x2 register, but it does not get loaded to the DAC.

### **CHANGING MODES**

There are different ways of handling a mode change:

- Load any DAC x1 values that are required to change. Remember that x1 registers are available per voltage and current range (for Force Amplifier and Comparator DACs), so you can preload these and may not need to make changes. The calibration engine will calculate the x2 values and store them.
- 2) Now change into the new PMU mode. This will load the new switch conditions in the PMU circuitry and load the DAC register with the stored x2 data.
- or
- 1) Use the Hi-Z V or Hi-Z I mode in the PMU register, this makes the amplifier high impedance.
- Now load any DAC x1 values that need to be loaded. Remember that x1 registers are available per voltage and current range, so you can preload these and may not need to make changes.
- 3) When the Hi-Z (V or I) modes are used, the relevant DAC outputs are automatically updated (FIN, CLL, CLH DACs). For example, when selecting Hi-Z V (Voltage), the FIN Voltage x2 result is loaded, offset and gain corrected, cached and loaded to the FIN DAC. When forcing a voltage, current clamps are engaged, so the CLL I (Current) register can be loaded, gain and offset corrected and loaded to the DAC register. Similarly, for the CLH I register.
- 4) Now change into the new PMU mode (FI/FV). This will load the new switch conditions in the PMU circuitry. As the DAC outputs are already loaded, transients when changing current or voltage mode will be minimized.

## **REQUIRED EXTERNAL COMPONENTS**

The minimum required external components are shown in the block diagram below. Decoupling will be very dependent on the type of supplies used, other decoupling on the board and the noise in the system. It is possible more or less decoupling may be required as a result.




Figure 19. External components required for use with this PMU device.

### POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5522 is mounted should be designed so that the analog and digital sections are separated and confined to certain areas of the board. If the AD5522 is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point should be established as close as possible to the device. For supplies with multiple pins (AVss, AVDD, Vcc), it is recommended to tie these pins together and to decouple each supply once.

The AD5522 should have ample supply decoupling of 10  $\mu$ F in parallel with 0.1  $\mu$ F on each supply located as close to the package as possible, ideally right up against the device. The 10 $\mu$ F capacitors are the tantalum bead type. The 0.1  $\mu$ F capacitor should have low effective series resistance (ESR) and effective series inductance (ESI), such as the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching.

Digital lines running under the device should be avoided, because these couple noise onto the device. The analog ground plane should be allowed to run under the AD5522 to avoid noise coupling (only with the package with paddle up).. The power supply lines of the AD5522 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching digital signals should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never be run near the reference inputs. It is essential to minimize noise on all VREF lines. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. As is the case for all thin packages, care must be taken to avoid flexing the package and to avoid a point load on the surface of this package during the assembly process.

Also note that the exposed paddle of the AD5522 is connected to the negative supply  $AV_{ss}$ .

# **TYPICAL APPLICATION FOR THE AD5522**

Figure 20 shows the AD5522 as used in an ATE system. This device can used as a per pin parametric unit in order to speed up the rate at which testing can be done.

The central PMU shown in the block diagram is usually a highly accurate PMU, and is shared among a number of pins in the tester. In general, many discrete levels are required in an ATE system for the pin drivers, comparators, clamps, and active loads. DAC devices, such as the AD5379, offer a highly integrated solution for a number of these levels. The AD5379 is a dense 40-channel DAC designed with high channel requirements, such as ATE





Figure 20. Typical Applications Circuit using the AD5522 as a per pin parametric unit.



COMPLIANT TO JEDEC STANDARDS MS-026-ADD-HU

Figure 22. 80 lead TQFP/EP with exposed pad on top

### **ORDERING GUIDE**

Model	Function	Package Description <sup>1</sup>	Package Options
AD5522JSVDZ <sup>2</sup>	Quad PMU with 4 internal current ranges, full comparator function, 1 external current range, SPI and LVDS serial interfaces.	80 Lead TQFP with exposed pad on bottom	SV-80
AD5522JSVUZ <sup>Error!</sup> Bookmark not defined.	Quad PMU with 4 internal current ranges, full comparator function, 1 external current range, SPI and LVDS serial interfaces.	80 Lead TQFP with exposed pad on top	SV-80
AD5523JCPZ <sup>Error!</sup> Bookmark not defined.,3	Quad PMU, 4 internal current ranges, window comparator function, SPI interface.	64 Lead LFCSP with exposed pad on bottom 9mm x 9mm	CP-64

 $^{\rm 1}$  Exposed pad is tied to AV  $_{\rm SS.}$   $^{\rm 2}$  Lead Free.

<sup>3</sup> Reduced functionality. Contact factory for AD5523 datasheet and more details..

# NOTES

© 2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Printed in the U.S.A.



www.analog.com

Rev. PrL | Page 45 of 45