## **UVC Series**


## 5x7 mm, 3.3 Volt, LVPECL/LVDS, Clock Oscillators




00.0000

MHz









6: -20°C to +70°C 8: 0°C to +50°C	7: -0°C to +85°C		
Stability ———		_	
3: ±100 ppm	4: ±50 ppm		
<b>6</b> : ±25 ppm	8: ±20 ppm		
R: Complementary E Z: Complementary v			
Symmetry/Output Log L: 45/55% LVDS H: 40/60% LVDS Package/Lead Config N: Leadless Ceramic	P: 45/55% PECL Q: 40/60% PECL urations		
	specified)		

UVC


2: -40°C to +85°C

**Ordering Information** 

1: 0°C to +70°C

Product Series — Temperature Range

## SUGGESTED SOLDER PAD LAYOUT



## **Pad Connections**

Pad	Function
1	Enable/Disable for "R" Output Type or N/C for "Z" Output Type
2	N/C
3	Ground
4	Output Q
5	Complementary Output Q
6	+ Vdd

Electrical Specifications	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes
	Frequency Range	F	0.75		800	MHz	
	Operating Temperature	TA	(See Ordering Information)				
	Storage Temperature	Ts	-55		+125	°C	
	Frequency Stability	∆ <b>F/F</b>	(See Ordering Information)				See Note 1
	Aging						
	1st Year		-3		+3	ppm	
	Thereafter (per year)		-1		+1	ppm	
	Input Voltage	Vcc	3.135	3.3	3.465	٧	
	PECL Input Current	Icc			70	mA	0.75 to 24 MHz
					100	mA	24 to 96 MHz
ica					110	mA	96 to 800 MHz
ecif	LVDS Input Current	Icc			30	mA	0.75 to 24 MHz
g					60	mA	24 to 96 MHz
Ea					60	mA	96 to 800 MHz
ctri	Output Type						PECL/LVDS
<b>"</b>	Load		·				See Note 2
			50 Ohms to Vcc -2 VDC				PECL Waveform
			100 Ohm differential load				LVDS Waveform
I	Symmetry (Duty Cycle)		(See Ordering Information)				@ 50% of waveform
	Output Skew		200			ps	PECL
	Differential Voltage		250	340	450	mV	LVDS
ı	Logic "1" Level	Voh	Vcc-1.02			٧	PECL
	Logic "0" Level	Vol			Vcc-1.63	٧	PECL
Ì	Rise/Fall Time	Tr/Tf		0.35	0.55	ns	@ 20/80%LVPECL
				.50	1.0	ns	@ 20/80% LVDS
	Enable Function		80% Vcc min or N/C: output active			Output Option R	
			20% Vcc max: output disables to high-Z				
	Start up Time			5		ms	
	Phase Jitter	φJ		3	5	ps RMS	Integrated 12 kHz - 20 Mhz
_							

- 1. Inclusive of initial tolerance, deviation over temperature, shock, vibration, voltage, and aging.
- 2. PECL load see load circuit diagram #5. LVDS load see load circuit diagram #9.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.