



# MIC3385

## 8MHz Power System Module with LDO Standby Mode

### Preliminary Information

## General Description

The Micrel MIC3385 is a high efficiency Power System on a Chip that features a *LOWQ™* LDO standby mode that draws only 18 $\mu$ A of quiescent current. The MIC3385 requires no external inductor enabling an ultra-low noise, small size, and high efficiency solution for portable power applications.

In PWM mode, the MIC3385 operates with a constant frequency 8MHz PWM control. Under light load conditions, such as in system sleep or standby modes, the PWM switching operation can be disabled to reduce switching losses. In this light load *LOWQ™* mode, the LDO maintains the output voltage and draws only 18 $\mu$ A of quiescent current. The LDO mode of operation saves battery life while not introducing spurious noise and high ripple as experienced with pulse skipping or bursting mode regulators.

The MIC3385 operates from 2.7V to 5.5V input and features internal power MOSFETs that can supply up to 600mA output current in PWM mode. It can operate with a maximum duty cycle of 100% for use in low-dropout conditions.

The MIC3385 is available in the 14-pin 3mm x 3.5mm MLF<sup>®</sup> package with a junction operating range from -40°C to +125°C.

Data sheets and support documentation can be found on Micrel's web site at [www.micrel.com](http://www.micrel.com).



## Features

- 2.7 to 5.5V supply voltage
- Light load *LOWQ™* LDO mode
  - 18 $\mu$ A quiescent current
  - Low noise, 75 $\mu$ Vrms
- 8MHz PWM mode
  - Output current to 600mA
  - >90% efficiency
  - 100% maximum duty cycle
- Adjustable output voltage option down to 1V
- Ultra-fast transient response
- **NO external inductor required**
- Enables sub 1mm profile solution
- Fully integrated MOSFET switches
- Micropower shutdown
- Thermal shutdown and current limit protection
- Pb-free 14-pin 3mm x 3.5mm MLF<sup>®</sup> package
- -40°C to +125°C junction temperature range

## Applications

- Cellular phones
- PDAs
- USB peripherals

## Typical Application



Patent Pending  
*LOWQ* is a trademark of Micrel, Inc.  
MLF and *MicroLeadFrame* are registered trademarks of Amkor Technology, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • <http://www.micrel.com>


## Ordering Information

| Part Number | Voltage | Temperature Range | Package                             | Lead Finish |
|-------------|---------|-------------------|-------------------------------------|-------------|
| MIC3385YML  | Adj.    | -40° to +125°C    | 14-Pin 3mm x 3.5mm MLF <sup>®</sup> | Pb-free     |

**Note:**

- Other Voltage options available. Contact Micrel Marketing for details.

## Pin Configuration



14- Pin 3mm x 3.5mm MLF<sup>®</sup> (ML)

## Pin Description

| Pin Number | Pin Name | Pin Function   |
|------------|----------|--|
| 1          | FB       | Feedback. Input to the error amplifier. Connect to the external resistor divider network to set the output voltage.                                    |
| 2          | VIN      | Supply Voltage (Input): Supply voltage for the internal switches and drivers.  |
| 3          | LOWQ     | Enable LDO Mode (Input): Logic low enables the internal LDO and disables the PWM operation. Logic high enables the PWM mode and disables the LDO mode. |
| 4          | EN       | Enable (Input). Logic low will shut down the device, reducing the quiescent current to less than 5μA.  |
| 5,6,7      | OUT      | Switch Output after inductor.  |
| 8,9,10     | SW       | Switch (Output): Internal power MOSFET output switches before Inductor   |
| 11         | GND      | Power Ground. Requires input capacitor to GND.   |
| 12         | AVIN     | Analog Supply Voltage (Input): Supply voltage for the analog control circuitry and LDO input power. Requires bypass capacitor to GND.                  |
| 13         | LDO      | LDO Output (Output): Connect to V <sub>OUT</sub> for LDO mode operation.   |
| 14         | BIAS     | Internal circuit bias supply. Must be de-coupled to signal ground with a 0.1μF capacitor and should not be loaded.                                     |

**Absolute Maximum Ratings<sup>(1)</sup>**

|  |                   |
|--|-------------------|
| Supply Voltage ( $V_{IN}$ )                | +6V               |
| Output Switch Voltage ( $V_{SW}$ )         | +6V               |
| Output Switch Current ( $I_{SW}$ )         | 2A                |
| Logic Input Voltage ( $V_{EN}, V_{LOWQ}$ ) | -0.3V to $V_{IN}$ |
| Storage Temperature ( $T_s$ )              | -60°C to +150°C   |
| EDS Rating <sup>(3)</sup>                  | 3kV               |

**Operating Ratings<sup>(2)</sup>**

|  |                   |
|--|-------------------|
| Supply Voltage ( $V_{IN}$ )  | +2.7V to +5.5V    |
| Logic Input Voltage ( $V_{EN}, V_{LOWQ}$ )                           | -0.3V to $V_{IN}$ |
| Junction Temperature ( $T_J$ )                                       | -40°C to +125°C   |
| Junction Thermal Resistance<br>3mm x 3.5mm MLF-14L ( $\theta_{JA}$ ) | 55°C/W            |

**Electrical Characteristics<sup>(4)</sup>**

$V_{IN} = V_{EN} = V_{LOWQ} = 3.6V$ ;  $L = 0.47\mu H$ ;  $C_{OUT} = 10\mu F$ ;  $T_A = 25^\circ C$ , unless noted. **Bold** values indicate  $-40^\circ C \leq T_J \leq +125^\circ C$ .

| Parameter                                | Condition   | Min                 | Typ        | Max                 | Units    |
|--|---|---------------------|------------|---------------------|----------|
| Supply Voltage Range                     |   | <b>2.7</b>          |            | <b>5.5</b>          | V        |
| Under-Voltage Lockout Threshold          | (turn-on)   | 2.45                | 2.55       | 2.65                | V        |
| UVLO Hysteresis                          |   |                     | 100        |                     | mV       |
| Quiescent Current, PWM mode              | $V_{FB} = 0.9 * V_{NOM}$ (not switching)  |                     | 690        | <b>900</b>          | $\mu A$  |
| Quiescent Current, LDO mode              | $\overline{V_{LOWQ}} = 0V; I_{OUT} = 0mA$   |                     | 16         | <b>29</b>           | $\mu A$  |
| Shutdown Current                         | $V_{EN} = 0V$   |                     | 0.01       | <b>5</b>            | $\mu A$  |
| [Adjustable] Feedback Voltage            | $\pm 1\%$<br>$\pm 2\%$ (over temperature)   | 0.99<br><b>0.98</b> | 1          | 1.01<br><b>1.02</b> | V        |
| FB pin input current                     |   |                     | 1          |                     | nA       |
| Current Limit in PWM Mode                | $V_{FB} = 0.9 * V_{NOM}$  | <b>0.75</b>         | 1          | <b>1.85</b>         | A        |
| Output Voltage Line Regulation           | $V_{OUT} > 2V; V_{IN} = V_{OUT} + 300mV$ to 5.5V; $I_{LOAD} = 100mA$<br>$V_{OUT} < 2V; V_{IN} = 2.7V$ to 5.5V; $I_{LOAD} = 100mA$ |                     | 0.13       |                     | %        |
| Output Voltage Load Regulation, PWM Mode | $20mA < I_{LOAD} < 300mA$   |                     | 0.2        | <b>0.5</b>          | %        |
| Output Voltage Load Regulation, LDO Mode | $100\mu A < I_{LOAD} < 50mA$<br>$\overline{V_{LOWQ}} = 0V$  |                     | 0.1        | <b>0.2</b>          | %        |
| Maximum Duty Cycle                       | $V_{FB} \leq 0.4V$  | <b>100</b>          |            |                     | %        |
| PWM Switch ON-Resistance                 | $I_{SW} = 50mA$ $V_{FB} = 0.7V_{FB\_NOM}$ (High Side Switch)<br>$I_{SW} = -50mA$ $V_{FB} = 1.1V_{FB\_NOM}$ (Low Side Switch)      |                     | 0.4<br>0.4 |                     | $\Omega$ |
| Oscillator Frequency                     |   | <b>7.2</b>          | 8          | <b>8.8</b>          | MHz      |
| $\overline{LOWQ}$ threshold voltage      |   | 0.5                 | 0.85       | <b>1.3</b>          | V        |
| $\overline{LOWQ}$ Input Current          |   |                     | 0.1        | <b>2</b>            | $\mu A$  |
| Enable Threshold                         |   | <b>0.5</b>          | 0.85       | <b>1.3</b>          | V        |
| Enable Input Current                     |   |                     | 0.1        | <b>2</b>            | $\mu A$  |
| LDO Dropout Voltage                      | $I_{OUT} = 50mA$ , <b>Note 5</b>  |                     | 110        |                     | mV       |


| Parameter                   | Condition  | Min       | Typ  | Max | Units              |
|-----------------------------|--|-----------|------|-----|--------------------|
| Output Voltage Noise        | $\overline{\text{LOWQ}} = 0\text{V}$ ; $C_{\text{OUT}} = 10\mu\text{F}$ , 10Hz to 100kHz |           | 75   |     | $\mu\text{Vrms}$   |
| LDO Current Limit           | $\overline{\text{LOWQ}} = 0\text{V}$ ; $V_{\text{OUT}} = 0\text{V}$ (LDO Mode)           | <b>60</b> | 120  |     | mA                 |
| Over-Temperature Shutdown   |  |           | 160  |     | $^{\circ}\text{C}$ |
| Over-Temperature Hysteresis |  |           | 20   |     | $^{\circ}\text{C}$ |
| Internal Inductor           |  |           | 0.47 |     | $\mu\text{H}$      |

**Notes:**


1. Exceeding the absolute maximum rating may damage the device.
2. The device is not guaranteed to function outside its operating rating.
3. Devices are ESD sensitive. Handling precautions recommended. Human body model: 1.5k $\Omega$  in series with 100pF.
4. Specification for packaged product only.
5. Dropout voltage is defined as the input-to-output differential at which the output voltage drops 2% below its nominal value that is initially measured at a 1V differential. For outputs below 2.7V, the dropout voltage is the input-to-output voltage differential with a minimum input voltage of 2.7V.

# Typical Characteristics — PWM Mode


**2.5V<sub>OUT</sub> Efficiency**




**1.8V<sub>OUT</sub> Efficiency**




**1.5V<sub>OUT</sub> Efficiency**




**1.2V<sub>OUT</sub> Efficiency**




**1.0V<sub>OUT</sub> Efficiency**




**Load Regulation**




**Quiescent Current vs. Input Voltage**




**Frequency vs. Input Voltage**




**Peak Current Limit vs. Supply Voltage**















**Enable Threshold vs. Supply Voltage**





**Turn-On Time vs. Supply Voltage**



# Typical Characteristics — LDO Mode




### Typical Characteristics — LDO Mode (cont.)




## Functional Characteristics


**Load Transient PWM Mode**




**Load Transient LDO Mode**



**Enable Transient PWM Mode**




**Enable Transient LDO Mode**





### Functional Diagram



MIC3385 Block Diagram

## Functional Description

### VIN

VIN provides power to the MOSFETs for the switch mode regulator section, along with the current limiting sensing. Due to the high switching speeds, a 1 $\mu$ F capacitor is recommended to ground (GND) pin for bypassing. Please refer to layout recommendations.

### AVIN

Analog V<sub>IN</sub> (AVIN) provides power to the LDO section and the bias through an internal 6 $\Omega$  resistor. AVIN and VIN must be tied together. Careful layout should be considered to ensure high frequency switching noise caused by VIN is reduced before reaching AVIN.

### LDO

The LDO pin is the output of the linear regulator and should be connected to the output. In LOWQ mode (LOWQ < 1.5V), the LDO provides the output voltage. In PWM mode (LOWQ > 1.5V) the LDO pin is high impedance.

### EN

The enable pin provides a logic level control of the output. In the off state, supply current of the device is greatly reduced (typically <1 $\mu$ A). Also, in the off state, the output drive is placed in a "tri-stated" condition, where both the high side P-channel MOSFET and the low-side N-channel are in an "off" or non-conducting state. Do not drive the enable pin above the supply voltage.

### LOWQ

The  $\overline{\text{LOWQ}}$  pin provides a logic level control between the internal PWM mode and the low noise linear regulator mode. With LOWQ pulled low (<0.5V), quiescent current of the device is greatly reduced by switching to a low noise linear regulator mode that has a typical I<sub>Q</sub> of 18 $\mu$ A. In linear (LDO) mode the output can deliver 60mA of current to the output. By placing  $\overline{\text{LOWQ}}$  high (>1.5V), this transitions the device into a constant frequency PWM buck regulator mode. This allows the device the ability to efficiently deliver up to 600mA of output current at the same output voltage.

### BIAS

The BIAS pin supplies the power to the internal power to the control and reference circuitry. The bias is powered from AVIN through an internal 6 $\Omega$  resistor. A small 0.1 $\mu$ F capacitor is recommended for bypassing.

### FB

The feedback pin (FB) provides the control path to control the output. For adjustable versions, a resistor divider connecting the feedback to the output is used to adjust the desired output voltage. The output voltage is calculated as follows:

$$V_{\text{OUT}} = V_{\text{REF}} \times \left( \frac{R1}{R2} + 1 \right)$$

where V<sub>REF</sub> is equal to 1.0V.

A feedforward capacitor is recommended for most designs using the adjustable output voltage option. To reduce battery current draw, a 100K feedback resistor is recommended from the output to the FB pin (R1). Also, a feedforward capacitor should be connected between the output and feedback (across R1). The large resistor value and the parasitic capacitance of the FB pin can cause a high frequency pole that can reduce the overall system phase margin. By placing a feedforward capacitor, these effects can be significantly reduced. Feedforward capacitance (C<sub>FF</sub>) can be calculated as follows:

$$C_{\text{FF}} = \frac{1}{2\pi \times R1 \times 160\text{kHz}}$$

For fixed options a feedforward capacitor from the output to the FB pin is required. Typically a 100pF small ceramic capacitor is recommended

### SW

The switch (SW) pin connects directly to the inductor and provides the switching current necessary to operate in PWM mode. Due to the high speed switching on this pin, the switch node should be routed away from sensitive nodes.

### GND

Combines PGND and SGND

Power ground (PGND) is the ground path for the high current PWM mode. Signal ground (SGND) is the ground path for the biasing and control circuitry.

## Application Information

The MIC3385 is a 600mA PWM power supply that utilizes a  $\overline{\text{LOWQ}}$  light load mode to maximize battery efficiency in light load conditions. This is achieved with a  $\overline{\text{LOWQ}}$  control pin that when pulled low, shuts down all the biasing and drive current for the PWM regulator, drawing only 18 $\mu\text{A}$  of operating current. This allows the output to be regulated through the LDO output, capable of providing 60mA of output current. This method has the advantage of producing a clean, low current, ultra low noise output in  $\overline{\text{LOWQ}}$  mode. During  $\overline{\text{LOWQ}}$  mode, the SW node becomes high impedance, blocking current flow. Other methods of reducing quiescent current, such as pulse frequency modulation (PFM) or bursting techniques create large amplitude, low frequency ripple voltages that can be detrimental to system operation.

When more than 60mA is required, the  $\overline{\text{LOWQ}}$  pin can be forced high, causing the MIC3385 to enter PWM mode. In this case, the LDO output makes a "hand-off" to the PWM regulator with virtually no variation in output voltage. The LDO output then turns off allowing up to 600mA of current to be efficiently supplied through the PWM output to the load.

### Input Capacitor

A minimum 1 $\mu\text{F}$  ceramic is recommended on the VIN pin for bypassing. X5R or X7R dielectrics are recommended for the input capacitor. Y5V dielectrics lose most of their capacitance over temperature and are therefore, not recommended.


A minimum 1 $\mu\text{F}$  is recommended close to the VIN and PGND pins for high frequency filtering. Smaller case size capacitors are recommended due to their lower ESR and ESL. Please refer to layout recommendations for proper layout of the input capacitor.

### Output Capacitor


The MIC3385 is optimized for a 10 $\mu\text{F}$  output capacitor. A larger value can be used to improve transient response. The MIC3385 utilizes type III internal compensation and utilizes an internal high frequency zero to compensate for the double pole roll off of the LC filter. For this reason, larger output capacitors can create instabilities. X5R or X7R dielectrics are recommended for the output capacitor. Y5V dielectrics lose most of their capacitance over temperature and are therefore, not recommended.

In addition to a 10 $\mu\text{F}$ , a small 10nF is recommended close to the load for high frequency filtering. Smaller case size capacitors are recommended due to there lower ESR and ESL.

### Layout Recommendations




Top Layer



Bottom Layer

**Note:**

The above figures demonstrate the recommended layout for the MIC3385 adjustable option.



MIC3385 Adjustable Output Schematic


### Bill of Materials

| Item   | Part Number        | Manufacturer                | Description                                 | Qty. |
|--------|--------------------|-----------------------------|---|------|
| C1, C4 | C1608X5R0J106K     | TDK <sup>(1)</sup>          | 10µF Ceramic Capacitor X5R, 6.3V            | 2    |
|        | JMK107BJ106MA-T    | Taiyo Yuden <sup>(2)</sup>  |   |      |
|        | GRM188R60J106M     | Murata <sup>(3)</sup>       |   |      |
| C2     | C1005X5R0J104M     | TDK <sup>(1)</sup>          | 1µF Ceramic Capacitor X5R, 6.3V             | 1    |
|        | 04026D104MAT2A     | AVX <sup>(4)</sup>          |   |      |
|        | VJ0402Y104KXQPW1BC | Vishay <sup>(5)</sup>       |   |      |
| C3     | C1005COG1H820J     | TDK <sup>(1)</sup>          | 82pF Ceramic Capacitor COG, 50V             | 1    |
|        | VJ0402A80KXQPW1BC  | Vishay <sup>(5)</sup>       | 82pF Ceramic Capacitor COG, 10V             | 1    |
| R1     | CRCW04021003FKEYE3 | Vishay <sup>(5)</sup>       | 100K, 1% 0402, 1/16W (Optional)             | 1    |
| R2     | CRCW04021243FKEYE3 | Vishay <sup>(5)</sup>       | 124K, 1% 0402, 1/16W (Optional)             | 1    |
| R3     | CRCW060320R0FKEYE3 | Vishay <sup>(5)</sup>       | 20K, 1% 0603, 1/16W                         | 1    |
| R4, R5 | CRCW06031002FKEYE3 | Vishay <sup>(5)</sup>       | 10K, 1% 0603, 1/16W                         | 1    |
| U1     | MIC3385YML         | Micrel, Inc. <sup>(6)</sup> | 8MHz Power System Module w/LDO Standby Mode | 1    |


**Notes:**

1. TDK: [www.tdk.com](http://www.tdk.com)
2. Taiyo Yuden, Inc.: [www.t-yuden.com](http://www.t-yuden.com)
3. Murata: [www.murata.com](http://www.murata.com)
4. AVX: [www.avxcorp.com](http://www.avxcorp.com)
5. Vishay: [www.website.com](http://www.website.com)
6. Micrel, Inc.: [www.micrel.com](http://www.micrel.com)


# Package Information



TOP VIEW



BOTTOM VIEW



SIDE VIEW

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES. N IS THE TOTAL NUMBER OF TERMINALS.
  2. MAX PACKAGE WARPAGE IS 0.05mm, MAX ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.
  3. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.
- ▲ DIMENSION APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- ▲ APPLIED FOR EXPOSED PAD AND TERMINALS.

## 14-Pin 3mm x 3.5mm MLF® (ML)

**MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA**  
 TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.