

### **General Description**

The MAX7469/MAX7470 triple-channel, anti-aliasing filters and buffers are ideal for high-definition (HD) and standard-definition (SD) television (TV) applications. Compatible with 1080i, 720p, 720i, 480p, and 480i scanning system standards and computer format signals, the MAX7469/MAX7470 support component video (Y Pb Pr, GsBR, and RGBHV), as well as composite (CVBS) and S-video (Y/C).


The MAX7469/MAX7470 limit the input bandwidth for anti-aliasing and out-of-band noise reduction prior to digital conversion by an ADC or video decoder. The MAX7469/MAX7470 frequency response can be continuously varied in 256 linear steps through an I<sup>2</sup>C\* interface from below SD resolution to beyond HD resolution.

The output buffers of the MAX7469/MAX7470 drive a  $2V_{P-P}$  video signal into a standard  $150\Omega$  load. The inputs are AC-coupled, and the outputs can be either DC- or AC-coupled. The MAX7469 has a gain of 0dB, and the MAX7470 has a gain of +6dB. Both devices are available in a 20-pin TQFN package and are fully specified over the 0°C to +85°C upper-commercial temperature range.

## **Applications**

HDTV (LCD, PDP, DLP, CRT) Set-Top Boxes Personal Video Recorders Home Theaters

### Pin Configuration



### **Features**

- **♦ Continuously Variable Anti-Aliasing Filter** 5MHz to 34MHz in 256 Steps
- ♦ Supports All Standard Video and Computer Input **Formats**

480i, 480p, 720i, 720p, 1080i QVGA, VGA, SVGA, XGA, SXGA, UXGA Y Pb Pr, GsBR, RGBHV, Y/C, CVBS

- **♦** Accepts Any Input Sync Format Sync on Y, Sync on G, External Sync (Positive or Negative) Sync on All Channels
- ♦ Buffered Outputs Drive Standard 150Ω Video

0dB (MAX7469) +6dB (MAX7470)

- **♦ DC- or AC-Coupled Outputs**
- ♦ Single +5V Analog and +3.3V Digital Supplies
- ♦ 5mW Power-Down Mode
- **♦ 20-Pin TQFN Lead-Free Package**

\*Purchase of I<sup>2</sup>C components from Maxim Integrated Products, Inc., or one of its sublicensed Associate Companies, conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification defined by Philips.

## **Ordering Information**

PART	PIN-PACKAGE	BUFFER GAIN (dB)	PKG CODE
MAX7469UTP+	20 TQFN-EP*	0	T2055-4
MAX7470UTP+**	20 TQFN-EP*	+6	T2055-4

**Note:** All devices are specified over the 0°C to +85°C operating temperature range.

- + Indicates lead-free packaging.
- \*EP = Exposed pad.
- \*\*Future product—contact factory for availability.

Typical Operating Circuit appears at end of data sheet.

#### **ABSOLUTE MAXIMUM RATINGS**

AV <sub>DD</sub> to GND0.3V to +6V DV <sub>DD</sub> to DGND0.3V to +4V IN_, EXTSYNC to GND0.3V	Continuous Power Dissipation (T <sub>A</sub> = +70°C) 20-Pin TQFN (derate 33.3mW/°C above +70°C)2666.7mW Maximum Current into IN_, A_, GND,
0.3V to the lower of (AV <sub>DD</sub> + 3V) and +6V OUT_ to GND	SCL, SDA, and EXTSYNC±50mA Operating Temperature Range0°C to +85°C
	Storage Temperature Range65°C to +150°C Junction Temperature+150°C
0.3V to the lower of (AV <sub>DD</sub> + 3V) and +6V SCL, SDA to DGND0.3V to +6V	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(AV_{DD} = +5V \pm 5\%, DV_{DD} = 2.7V \text{ to } 3.6V, R_{LOAD} = 150\Omega \text{ to GND}, C_{IN} = 0.1\mu\text{F}, T_A = 0^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } AV_{DD} = 5V, DV_{DD} = 3.3V, T_A = +25^{\circ}\text{C}.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Filter Peechand Peanonce	<b>A D D</b>	HD: f = 100kHz to 30MHz, relative to 100kHz (Note 1)	-3	-0.6	+1	dB
Filter Passband Response	APB	SD: f = 100kHz to 5.75MHz, relative to 100kHz (Note 2)		±0.1	±1.0	иь
Filter Stopband Attenuation	Aon	HD: f = 74MHz (Note 1)	45	57		dB
Filter Stopbarid Atteritation	A <sub>SB</sub>	SD: f = 27MHz (Note 2)	52	63		ив
Croup Dolay Dovietion	A+-	HD: 100kHz to 30MHz, relative to 100kHz (Note 1)		20		ns
Group Delay Deviation	Δt <sub>G</sub>	SD: 100kHz to 5.75MHz, relative to 100kHz (Note 2)	15			
Craus Dalay Matabias		HD: channel to channel, 100kHz to 2MHz, (Note 1)	5			
Group Delay Matching	tG(MATCH)	SD: channel to channel, 100kHz to 500kHz, (Note 2)		1.5		ns
Bypass Frequency Response		-3dB, bypass mode, independent of filter setting		100		MHz
SD Differential Gain	dG	Five-step modulated staircase (Note 2)		0.25		%
SD Differential Phase	dφ	Five-step modulated staircase (Note 2)		0.25		Degrees
Signal-to-Noise Ratio	SNR	Output signal (2V <sub>P-P</sub> ) to RMS noise (100kHz to 30MHz), f = 30MHz		69		dB
SD Line-Time Distortion	H <sub>DIST</sub>	Deviations in a line with an 18µs, 100 IRE bar; 1 line = 63.5µs (Note 2)			0.3	%
SD Field-Time Distortion	V <sub>DIST</sub>	Deviations in 130 lines with 18µs, 100 IRE bars (Note 2)	0.3			%

2

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = +5V \pm 5\%, DV_{DD} = 2.7V \text{ to } 3.6V, R_{LOAD} = 150\Omega \text{ to GND, } C_{IN} = 0.1 \mu F, T_A = 0^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$  Typical values are at  $AV_{DD} = 5V$ ,  $DV_{DD} = 3.3V$ ,  $T_A = +25^{\circ}C$ .)

Negative   650	PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Negative   Camp   Setting Time   (Note 4)   Negative   650	OL OWE T		To 1% with 100 IRE step	Positive		350		
Amplitude	Clamp Settling Time		•	Negative		650		Н
Low-Frequency Gain (Note 1)					125			mV
MAX7470   5.5   6   6.5	Law Francisco Cain (Note 1)		MAX7469		-0.5	0	+0.5	dB
Maximum Output Voltage	Low-Frequency Gain (Note 1)		MAX7470		5.5	6	6.5	иь
Amplitude	Low-Frequency Gain Matching		100kHz			0.05		dB
MAX7470			DC to 30MHz			2.4		V <sub>P-P</sub>
Amplitude	Maximum Input Voltage		MAX7469			2.4		1.7
Output Clamping Level Variation   PSRR   DC   DC   50   Co   DC   DC   DC   DC   DC   DC   DC	Amplitude		MAX7470			1.2		V <sub>P-P</sub>
Power-Supply Rejection Ratio	Channel-to-Channel Isolation					62		dB
DIGITAL INPUTS (EXTSYNC, A1, A0)	Output Clamping Level Variation		(Notes 1, 4)				±100	mV
Input Logic-High Voltage	Power-Supply Rejection Ratio	PSRR	DC			50		dB
Input Logic-Low Voltage	DIGITAL INPUTS (EXTSYNC, A1,	A0)						
Input Leakage Current	Input Logic-High Voltage	VIH			2.0			V
Input Capacitance	Input Logic-Low Voltage	VIL					8.0	V
DIGITAL INPUTS (SDA, SCL)	Input Leakage Current	I <sub>IN</sub>	$V_{IN} = 0$ to $DV_{DD}$			±1	±10	μΑ
Input Logic-High Voltage	Input Capacitance	CIN				6		рF
Input Logic-High Voltage	DIGITAL INPUTS (SDA, SCL)	•						
Input Logic-Low Voltage	Input Logic-High Voltage	VIH						V
Input Hysteresis	Input Logic-Low Voltage	VIL						V
Input Capacitance	Input Hysteresis	VHYST						V
DIGITAL OUTPUT (SDA)           Output Logic-Low Voltage         Vol.         ISINK = 3mA         0.4           Tri-State Leakage Current         IL         VIN = 0 to DVDD         ±0.1         ±10           Tri-State Output Capacitance         COUT         6         ID           POWER REQUIREMENTS           Analog Supply Voltage Range         AVDD         4.75         5         5.25           Digital Supply Voltage Range         DVDD         2.7         3.3         3.6           Normal operation, no load         180         200	Input Leakage Current	I <sub>IN</sub>	$V_{IN} = 0$ to $DV_{DD}$			±0.1	±10	μΑ
Output Logic-Low Voltage         Vol         ISINK = 3mA         0.4           Tri-State Leakage Current         IL         VIN = 0 to DVDD         ±0.1         ±10           Tri-State Output Capacitance         COUT         6         Image: Count of the c	Input Capacitance	C <sub>IN</sub>				6		рF
Tri-State Leakage Current $I_L$ $V_{IN}$ = 0 to DVDD $\pm 0.1$ $\pm 10$ Tri-State Output Capacitance $C_{OUT}$ 6POWER REQUIREMENTSAnalog Supply Voltage Range $AV_{DD}$ $4.75$ 5 $5.25$ Digital Supply Voltage Range $DV_{DD}$ $2.7$ $3.3$ $3.6$ Normal operation, no load $180$ $200$	DIGITAL OUTPUT (SDA)		<u> </u>					
Tri-State Output Capacitance Cout 6  POWER REQUIREMENTS  Analog Supply Voltage Range AVDD 4.75 5 5.25  Digital Supply Voltage Range DVDD 2.7 3.3 3.6  Normal operation, no load 180 200	Output Logic-Low Voltage	V <sub>OL</sub>	ISINK = 3mA				0.4	V
POWER REQUIREMENTS           Analog Supply Voltage Range         AVDD         4.75         5         5.25           Digital Supply Voltage Range         DVDD         2.7         3.3         3.6           Normal operation, no load         180         200	Tri-State Leakage Current	ΙL	$V_{IN} = 0$ to $DV_{DD}$			±0.1	±10	μA
Analog Supply Voltage Range AV <sub>DD</sub> 4.75 5 5.25  Digital Supply Voltage Range DV <sub>DD</sub> 2.7 3.3 3.6  Normal operation, no load 180 200	Tri-State Output Capacitance	Cout				6		рF
Digital Supply Voltage Range DV <sub>DD</sub> 2.7 3.3 3.6  Normal operation, no load 180 200	POWER REQUIREMENTS	•			•			
Digital Supply Voltage Range DV <sub>DD</sub> 2.7 3.3 3.6  Normal operation, no load 180 200	Analog Supply Voltage Range	AV <sub>DD</sub>			4.75	5	5.25	V
Normal operation, no load 180 200					2.7	3.3	3.6	V
			Normal operation, no load			180	200	
Analog Supply Current IAVDD Power-down mode, no load 1 1.5	Analog Supply Current	IAVDD	Power-down mode, no load			1	1.5	mA
Digital Supply Current I <sub>DVDD</sub> f <sub>SCL</sub> = 400kHz 25	Digital Supply Current	IDVDD	f <sub>SCL</sub> = 400kHz			25		μΑ

#### TIMING CHARACTERISTICS

 $(AV_{DD} = +5V \pm 5\%, DV_{DD} = 2.7V \text{ to } 3.6V, R_{LOAD} = 150\Omega \text{ to GND, } C_{IN} = 0.1 \mu F, T_A = 0^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$  Typical values are at  $AV_{DD} = 5V$ ,  $DV_{DD} = 3.3V$ ,  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial-Clock Frequency	fscl		0		400	kHz
Bus Free Time Between STOP (P) and START (S) Condition	<sup>t</sup> BUF		1.3			μs
Hold Time (Repeated) START (Sr) Condition	tHD;STA	After this period, the first clock pulse is generated	0.6			μs
SCL Pulse-Width Low	tLOW		1.3			μs
SCL Pulse-Width High	tHIGH		0.6			μs
Setup Time for a Repeated START (Sr) Condition	tsu;sta		0.6			μs
Data Hold Time	thd;dat	(Note 5)	0.0		0.9	μs
Data Setup Time	tsu;dat		100			ns
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>r</sub>		0		300	ns
Fall Time of Both SDA and SCL Signals, Receiving	t <sub>f</sub>		0		300	ns
Fall Time of SDA Signal, Transmitting	t <sub>f</sub>	(Note 6)	20 + 0.1C <sub>b</sub>		250	ns
Setup Time for STOP (P) Condition	tsu;sto		0.6			μs
Capacitive Load for Each Bus Line	Cb				400	pF
Pulse Width of Spikes that Are Suppressed by the Input Filter	tsp	(Note 7)	0		50	ns

- Note 1: The filter passband edge is set to code 255.
- Note 2: The filter passband edge is set to code 40.
- Note 3: 1H is the total line period, depending on the video standard. For NTSC, this is 63.5µs; for HDTV, the line period is 29.64µs.
- Note 4: The clamp level is at the sync tip for signals with sync pulses, and at the blanking level otherwise.
- Note 5: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V<sub>IL</sub> of the SCL signal) to bridge the undefined region of SCL's falling edge.
- **Note 6:**  $C_b$  = total capacitance of one bus line in pF.  $t_R$  and  $t_F$  measured between 0.3 $V_{DD}$  and 0.7 $V_{DD}$ .
- Note 7: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.





Figure 1. 2-Wire, Serial-Interface Timing Diagram


## **Typical Operating Characteristics**


 $(AV_{DD} = +5V, DV_{DD} = 3.3V, R_{LOAD} = 150\Omega$  to GND,  $C_{LOAD} = 0$  to 20pF to GND,  $C_{IN} = 0.1\mu F$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)





### **Typical Operating Characteristics (continued)**


 $(AV_{DD} = +5V, DV_{DD} = 3.3V, R_{LOAD} = 150\Omega$  to GND,  $C_{LOAD} = 0$  to 20pF to GND,  $C_{IN} = 0.1\mu$ F,  $T_A = +25^{\circ}$ C, unless otherwise noted.)











### **Pin Description**

PIN	NAME	FUNCTION
1	DGND	Digital Ground. See the Power-Supply Bypassing and Layout Considerations section.
2	EXTSYNC	External Sync Input. EXTSYNC has an internal $3M\Omega$ resistor to ground. Connect to ground if not used.
3	SCL	I2C-Compatible Serial-Clock Input
4	SDA	I2C-Compatible Serial-Data Input/Output
5	DV <sub>DD</sub>	Digital Power Supply. Bypass to DGND with a 0.1µF capacitor. See the <i>Power-Supply Bypassing and Layout Considerations</i> section.
6	OUT3	Video Output 3. OUT3 can be either DC- or AC-coupled.
7, 9, 11	AV <sub>DD</sub>	Analog Power Supply. Bypass to GND with a 0.1µF capacitor. See the <i>Power-Supply Bypassing and Layout Considerations</i> section.
8	OUT2	Video Output 2. OUT2 can be either DC- or AC-coupled.
10	OUT1	Video Output 1. OUT1 can be either DC- or AC-coupled.
12	A0	I2C Device Address Bit 0
13	A1	I2C Device Address Bit 1
14, 15, 17, 19	GND	Ground. Connect all GND pins to the ground plane. See the <i>Power-Supply Bypassing and Layout Considerations</i> section.
16	IN1	Video Input 1. AC-couple IN1 with a series 0.1µF capacitor.
18	IN2	Video Input 2. AC-couple IN2 with a series 0.1µF capacitor.
20	IN3	Video Input 3. AC-couple IN3 with a series 0.1µF capacitor.
_	EP	Exposed Pad. Internally connected to GND. Do not route any PC board traces under package. Connect EP to the ground plane. See the <i>Power-Supply Bypassing and Layout Considerations</i> section.

## **Detailed Description**

The MAX7469/MAX7470 are complete video anti-aliasing solutions, ideal for fixed-pixel HDTV display technologies, such as plasma and LCD, which digitize the input video signal and then scale the resolution to match the native pixel format of the display. With a software-selectable corner frequency ranging from 5MHz to 34MHz, the MAX7469/MAX7470 support both SD and HD video signals, including 1080i, 720p, 720i, 480p, and 480i. Higher bandwidth computer resolution signals are also supported.

Integrated lowpass filters limit the analog video input bandwidth for anti-aliasing and out-of-band noise reduction prior to sampling by an ADC or video decoder. By allowing the corner frequency to be adjusted from below SD resolution to beyond HD resolutions in 256 linear steps, the filter's corner frequency can be optimized dynamically for a specific input video signal and the sampling frequency of the ADC or video decoder. For applications requiring a passband greater than the maximum frequency setting, a filter bypass mode is also provided.

An  $I^2C$  interface allows a microcontroller ( $\mu C$ ) to configure the MAX7469/MAX7470s' performance and functionality, including the clamp voltage, the filter corner frequency, the sync source (internal/external), filter bypassing, etc.

The *Typical Operating Circuit* shows the MAX7469/ MAX7470 block diagram and typical external connections.

#### Sync Detector and Clamp Settings

The MAX7469/MAX7470 use a video clamp circuit to establish a DC offset for the incoming video signal after the AC-coupling capacitor. This video clamp sets the DC bias level of the circuit at the optimum operating point.

The MAX7469/MAX7470 support both internal and external sync detection. Selection of internal vs. external detection is achieved by programming the command byte (see Table 3). After extracting the sync information from channel 1 (or an external sync: SYNCA, SYNCB, or SYNC), the MAX7469/MAX7470 clamp the video signal during the sync tip portion of the video. Select one of two possible clamp levels according to the input signal format. Use the low level when the input signal contains sync information, such as a Y (luma) or CVBS signal.

**Table 1. Clamp Levels** 

INPUT SIGNAL	CLAMP LEVEL						
FORMAT	CHANNEL 1	CHANNEL 2	CHANNEL 3				
Y P <sub>b</sub> P <sub>r</sub>	Low	High	High				
G <sub>S</sub> BR	Low	High	High				
CVBS Y C	Low	Low	High				
Y P <sub>b</sub> P <sub>r</sub> (sync on all signals)	Low	Low	Low				
RGBHV	High	High	High				

Use the high level for bipolar signals, such as C (chroma) or  $P_b/P_r$ . See Table 1 for more details.

#### Component/Composite Selection

The MAX7469/MAX7470 accept component or composite inputs. When configured for composite video inputs, the color-burst filter is enabled; if configured for component video inputs, the color-burst filter is disabled. This filter is separate from the main filter and not in the direct signal path so that it has no effect on the overall frequency response. With normal video signals and levels, the use of this color-burst filter has a negligible effect on the sync detection. It has a more significant effect under conditions of low-signal amplitude coupled with higher relative amplitude color burst.

#### External Sync Detection (EXTSYNC)

When filtering a video signal without embedded sync information, such as computer formats (RGBHV) with separate sync signals, use the external sync mode (see Table 3) and apply the horizontal sync source to the EXTSYNC pin. The sync detector determines when the clamp circuit is turned on.

The MAX7469/MAX7470 are able to detect positive or negative polarity external syncs with TTL logic levels. Use the I<sup>2</sup>C interface to program the polarity of the external sync signal.

#### **Filter**

The internal video filter delivers an optimized response with a steep transition band to achieve a wide passband along with excellent stopband rejection. In addition, the filter is optimized to provide an excellent time domain response with low overshoot.

#### Setting the Filter Frequency

Use the I<sup>2</sup>C interface to vary the frequency response (-3dB cutoff frequency) of the filter in the MAX7469/MAX7470 from less than the SD passband to beyond the HD passband in 256 linear steps. Write command byte 12h to access the frequency register, followed by an 8-bit

data word that corresponds to the desired frequency. See the *Frequency Register* section for more details.

The frequency set by the MAX7469/MAX7470 is the -3dB point. Set the frequency according to the desired flat passband response.

#### Optimizing the Frequency Response

Select the frequency response according to the resolution of the video-signal format. High-definition signals require higher bandwidth, while standard-definition signals require less bandwidth. The actual bandwidth contained in the video signal is a function of the visual resolution of the signal. This bandwidth is typically less than what is indicated by the format resolution (1080i, 720p, etc.). For more information, see Maxim Application Note 750: Bandwidth Versus Video Resolution, which is available on www.maxim-ic.com.

The frequency response can be optimized to improve the overall performance. It is important, at a minimum, to meet the Nyquist criterion. Beyond this, the frequency response can be further optimized. In oversampled systems, the sample rate is significantly more than the desired passband response. The extra frequency span between the passband and the sample rate contains noise and other undesirable interferers that can be eliminated by setting the corner frequency of the filter to just pass the desired bandwidth. This results in a higher signal-to-noise ratio of the overall system.

#### Filter Bypass

The MAX7469/MAX7470 offer selectable filter bypassing that allows the input video signals to bypass the internal filters and reach the output buffers unfiltered. Write the appropriate command byte to enable (0Eh) or disable (0Fh) filter-bypass mode as shown Table 3.

#### **Output Buffer**

Each output buffer can drive a 2Vp-p signal into a 150 $\Omega$  video load. The MAX7469/MAX7470 can drive a DC- or AC-coupled load. Output AC-coupling capacitors can be eliminated when driving a cable, thereby eliminating the normal adverse effects caused by these large capacitors, such as line, and field-time distortion, also known as droop. The output DC level is controlled to limit the DC voltage on the cable so that the blanking level of the video signal is always less than 1V, meeting digital TV specification. See the *Output Considerations* section for more information.

#### **Gain Options**

The MAX7469 features an overall gain of 0dB, while the MAX7470 features an overall gain of +6dB. Use the MAX7470 when driving a back-matched cable and the

MAX7469 when driving an ADC or video decoder with an input range the same as the input to the MAX7469. For added flexibility, the MAX7469 accepts input signals with twice the standard video-signal range, which can be used for driving an ADC or video decoder with an input signal range that accepts a larger signal swing. The MAX7470 can also be used to drive an ADC or video decoder when a gain of two is desired.

#### **Output Clamp Level**

The MAX7469/MAX7470 output can be DC- or AC-coupled. The nominal output clamp level in the DC-coupled case depends on the clamp voltage setting and can be determined according to Table 2.

**Table 2. Output Clamp Level** 

CLAMP SETTING	OUTPUT CLAMP LEVEL (V)
Low	1.0 (typ)
High	1.6 (typ)

As shown in the *Sync Detector and Clamp Settings* section, the low clamp level is used for signals with sync information and determines the voltage level of the sync tip, while the high clamp level is used for signals without sync information and sets the blanking level.

The absolute voltage level of the output signal is relative to the output clamp level. A video signal containing sync information (i.e., CVBS or Y) is unipolar above the clamp level and conversely, a video signal without sync (i.e.,  $P_b P_r$  or C) is bipolar around the clamp level.

#### **Power-Down Mode**

The MAX7469/MAX7470 include a power-down mode that reduces the supply current from 180mA (typ) to 1mA (typ) by powering down the analog circuitry. The I<sup>2</sup>C interface remains active, allowing the device to return to full-power operation. The clamp settling time (see the *Electrical Characteristics* section) limits the wake-up time of the MAX7469/MAX7470. After exiting the power-down mode, the MAX7469/MAX7470 resume normal operation using the settings stored prior to power-down. The power-down and wake-up modes are controlled through the command byte (see Table 3). A software reset sets the control/status register to its default conditions, but the frequency register is not affected.

#### **Power-On Reset (POR)**

The MAX7469/MAX7470 include a POR circuit that resets the internal registers and I<sup>2</sup>C interface to their default conditions (see Tables 4, 5, and 6).

#### **Serial Interface**

The MAX7469/MAX7470 feature an I<sup>2</sup>C-compatible, 2-wire serial interface consisting of a bidirectional serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX7469/MAX7470 and the master at rates up to 400kHz.

The MAX7469/MAX7470 have a command interpreter that is accessed by writing a valid command byte. Once a command byte is written to the MAX7469/MAX7470, the command interpreter updates the control/status register accordingly. See the *Control/Status Register* section for more information. The command interpreter also controls access to the frequency register through a command byte (see the *Command Byte (Write Cycle)* section).

The MAX7469/MAX7470 are transmit/receive slave-only devices, relying upon a master to generate a clock signal. The master (typically a  $\mu$ C) initiates data transfer on the bus and generates SCL.

A master device communicates to the MAX7469/ MAX7470 by transmitting the proper address (see the *Slave Address* section) followed by a command and/or data words. Each transmit sequence is framed with a START (S) or REPEATED START (Sr) condition and a STOP (P) condition.

The SDA driver is an open-drain output, requiring a pullup resistor (2.4k $\Omega$  or greater) to generate a logichigh voltage. Optional resistors (24 $\Omega$ ) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot of the bus signals.

#### Bit Transfer

Each SCL rising edge transfers 1 data bit. Nine clock cycles are required to transfer the data into or out of the MAX7469/MAX7470. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are read as control signals (see the START and STOP Conditions section). When the serial interface is inactive, SDA and SCL idle high.

#### START and STOP Conditions

A master device initiates communication by issuing a START condition, a high-to-low transition on SDA with SCL high (Figure 2). The master terminates transmission by a STOP condition (see the *Acknowledge Bit (ACK) and Not-Acknowledge Bit (NACK)* section). A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 2). The STOP condition frees the bus. If a repeated START condition is generated instead of a STOP condition, the bus remains active. When a STOP condition or incorrect address is detected, the MAX7469/MAX7470 then ignore all communication on the I<sup>2</sup>C bus until the next START or REPEATED START condition, minimizing digital noise and feedthrough.

#### Early STOP Conditions

The MAX7469/MAX7470 recognize a STOP condition at any point during transmission except when a STOP

condition occurs in the same high pulse as a START condition (Figure 3). This condition is not a legal I<sup>2</sup>C format; at least one clock pulse must separate any START and STOP conditions. The MAX7469/MAX7470 discard any data received during a data transfer aborted by an early STOP condition.

#### Repeated START (S<sub>r</sub>) Conditions

An Sr condition is used to indicate a change in direction of data flow (see the *Read Cycle* section). Sr can also be used when the bus master is writing to several I<sup>2</sup>C devices and does not want to relinquish control of the bus. The MAX7469/MAX7470 serial interface supports continuous write operations with (or without) an Sr condition separating them.




Figure 2. START/STOP Conditions




Figure 3. Early STOP Conditions

# Acknowledge Bit (ACK) and Not-Acknowledge Bit (NACK)

Successful data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX7469/MAX7470 (slave) generate acknowledge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse (Figure 4). To generate a NACK, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse (ninth pulse) and leaves it high during the high period of the clock pulse. Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the master should reattempt communication at a later time.

The MAX7469/MAX7470 generate an acknowledge bit when receiving an address or data by pulling SDA low during the ninth clock pulse. When transmitting data during a read, the MAX7469/MAX7470 do not drive SDA during the ninth clock pulse (i.e., the external pullups define the bus as a logic-high) so that the receiver of the data can pull SDA low to acknowledge receipt of data.

#### Slave Address

A bus master initiates communication with a slave device by issuing a START condition, followed by the 7-bit slave address (Figure 5). When idle, the MAX7469/MAX7470 wait for a START condition, followed by their slave address. The serial interface compares each address bit by bit, allowing the interface to power down and disconnect from SCL immediately if an incorrect address is detected. After recognizing a START condition followed by the correct address, the MAX7469/MAX7470 are ready to accept or send data. The least significant bit (LSB) of the address byte (R/W) determines whether the master is writing to or reading from the MAX7469/MAX7470 ( $R/\overline{W} = 0$  selects a write condition,  $R/\overline{W} = 1$  selects a read condition). After receiving the proper address, the MAX7469/MAX7470 (slave) issue an ACK by pulling SDA low for one clock cycle.

The MAX7469/MAX7470 slave address consists of 5 fixed bits, A6–A2 (set to 10010), followed by 2 pin-programmable bits, A1 and A0. The most significant address bit (A6) is transmitted first, followed by the remaining bits. Addresses A1 and A0 can also be driven dynamically if required, but the values must be stable when they are expected in the address sequence.




Figure 4. Acknowledge and Not-Acknowledge Bits




Figure 5. Slave-Address Byte Definition

#### Command Byte (Write Cycle)

A write cycle begins with the bus master issuing a START condition followed by 7 address bits (Figure 5) and 1 write bit (R/W = 0). After successfully receiving its address, the MAX7469/MAX7470 (slave) issue an ACK. The slave recognizes the next byte after a successfully received address as the command byte (Table 3).

Use the command byte to configure the MAX7469/MAX7470. While most of the commands listed in Table 3 modify the functionality of the MAX7469/MAX7470, some commands prepare the device for further data transfers (see the *Control/Status Register* and *Frequency Register* sections). If the write cycle is prematurely aborted, the register is not updated, and the

### **Table 3. Command Byte Definition**

	IND		MMAN AL BI			ONS		DESCRIPTION
C7	C6	C5	C4	СЗ	C2	C1	C0	
0	0	0	0	0	0	0	0	Enters power-down mode.
0	0	0	0	0	0	0	1	Wake-up; resumes normal operation using the frequency/status previously stored (unless power has been cycled).
0	0	0	0	0	0	1	0	Sets IN1 clamp voltage level to low.
0	0	0	0	0	0	1	1	Sets IN1 clamp voltage level to high.
0	0	0	0	0	1	0	0	Sets IN2 clamp voltage level to low.
0	0	0	0	0	1	0	1	Sets IN2 clamp voltage level to high.
0	0	0	0	0	1	1	0	Sets IN3 clamp voltage level to low.
0	0	0	0	0	1	1	1	Sets IN3 clamp voltage level to high.
0	0	0	0	1	0	0	0	Selects component input, color-burst filter disabled.
0	0	0	0	1	0	0	1	Selects composite input, color-burst filter enabled.
0	0	0	0	1	0	1	0	Selects internal sync.
0	0	0	0	1	0	1	1	Selects external sync.
0	0	0	0	1	1	0	0	Selects positive polarity external sync.
0	0	0	0	1	1	0	1	Selects negative polarity external sync.
0	0	0	0	1	1	1	0	Enables filters.
0	0	0	0	1	1	1	1	Disables filters, enters bypass mode.
0	0	0	1	0	0	0	0	Resets the control/status register to the default values as described in the <i>Control/Status Register</i> section. This command does not affect the frequency register.
0	0	0	1	0	0	0	1	Requests a control/status register read. The interface expects an Sr condition to follow with address and read/write set to read so data can be driven onto the bus.
0	0	0	1	0	0	1	0	Loads the frequency register with the data byte following the command byte.
0	0	0	1	0	0	1	1	Requests a frequency register read. The interface expects an Sr condition to follow with address and read/write set to read so data can be driven onto the bus.

write sequence must be repeated. Figures 6 and 7 show examples of write sequences.

#### Read Cycle

In read mode ( $R/\overline{W} = 1$ ), the MAX7469/MAX7470 write the contents of the control/status or frequency registers to the bus. When the command byte indicates a read operation of either the control/status or the frequency register, the serial interface expects an Sr condition to

follow the command byte. After sending an Sr, the master sends the MAX7469/MAX7470 slave address byte followed by a R/W bit (set to 1 to indicate a read). The slave device (MAX7469/MAX7470) generates an ACK for the second address word and immediately after the ACK clock pulse, the direction of data flow reverses. The slave (MAX7469/MAX7470) then transmits 1 byte of data containing the value of the register that was




Figure 6. Write Sequence to Update the Frequency Register




Figure 7. Write Sequence for a Command Byte




Figure 8. Basic Read Sequence

selected in the command byte. Figure 8 shows a basic read sequence.

**Note:** The master has to write a command byte, requesting to read the control/status or frequency register, to the slave (MAX7469/MAX7470) before the master can read the contents of the selected register.

#### Control/Status Register

The MAX7469/MAX7470 store their status in an 8-bit register that can be read back by the master. The individual bits of the control/status register are summarized in Tables 4 and 5. The power-on default value of this register is 03h.

#### Frequency Register

The frequency response (-3dB passband edge) of the MAX7469/MAX7470 can be continuously varied in 256 linear steps by changing the codes in the frequency register (Table 6). See the *Command Byte* (*Write Cycle*) section for a write sequence to update the frequency register.

**Table 4. Control/Status Register** 

CONTROL/STATUS REGISTER									
S7	S6	S5	S4	S3	S2	S1	S0		

# Table 5. Control/Status Register Bit Description

BIT	DESCRIPTION
S7	0 = component input signal selected (default). 1 = composite input signal selected.
S6	0 = internal sync enabled (default). 1 = external sync enabled.
S5	0 = external sync: positive polarity (default). 1 = external sync: negative polarity.
S4	0 = normal operation mode (default). 1 = power-down mode.
S3	0 = filters enabled (default). 1 = bypass mode—no filtering.
S2	0 = clamp voltage for IN1 set to low (default). 1 = clamp voltage for IN1 set to high.
S1	0 = clamp voltage for IN2 set to low. 1 = clamp voltage for IN2 set to high (default).
S0	0 = clamp voltage for IN3 set to low. 1 = clamp voltage for IN3 set to high (default).

### Table 6. Frequency Register Setting for Different Video-Signal Formats

			•	-					•	
VIDEO-SIGNAL FORMAT		F6	F5	F4	F3	F2	F1	F0	CODE NO.	APPROXIMATE FREQUENCY (-3dB) MHz
Standard Definition (Interlaced)	0	0	1	0	1	0	0	0	40	10
Standard Definition (Progressive)	0	1	0	1	1	0	1	0	90	15
High-Definition Low Bandwidth	1	1	0	1	1	1	0	0	220	30
High-Definition High Bandwidth	1	1	1	1	1	1	1	1	255	34 (default)

#### I<sup>2</sup>C Compatibility

The MAX7469/MAX7470 are compatible with existing I<sup>2</sup>C systems supporting standard I<sup>2</sup>C 8-bit communications. The general call address is ignored, and CBUS formats are not supported. The device's address is compatible with 7-bit I<sup>2</sup>C addressing protocol only; 10-bit address formats are not supported.

### **Applications Information**

#### **Input Considerations**

Use 0.1µF ceramic capacitors to AC-couple the inputs. The inputs cannot be DC-coupled. The internal clamp circuit stores a DC voltage across the input capacitors to obtain the appropriate output DC voltage level. Increasing the value of these capacitors to improve linetime distortion is not necessary due to the extremely low input leakage current yielding a very low line-time distortion performance.

The MAX7469/MAX7470 provide a high input impedance to allow a nonzero source impedance to be used, such as when the input is connected directly to a backmatched video cable, ensuring the external resistance determines the termination impedance.

#### **Output Considerations**

The MAX7469/MAX7470 outputs can be DC- or AC-coupled. The MAX7470, with its +6dB gain, is typically connected to a  $75\Omega$  series back-match resistor followed by the video cable. Because of the inherent divide-by-two of this configuration, the blanking level of the video signal is always less than 1V, which complies with digital TV requirements.

The MAX7469, with its 0dB gain, is typically connected to an ADC or video decoder. This can be a DC or AC connection. If a DC connection is used, ensure that the DC input requirements of the ADC or video decoder are compatible.

If an AC connection is used, choose an AC-coupling capacitor value that ensures that the lowest frequency content in the video signal is passed and the line-time distortion is kept within desired limits. The selection of this value is a function of the input impedance and, more importantly, the input leakage of the circuit being driven. Use a video clamp to reestablish the DC level, if not already included in the subsequent circuit.

The outputs of the MAX7469/MAX7470 are fully protected against a short-circuit condition either to ground or the positive supply of the device.

#### Power-Supply Bypassing and Layout Considerations

The MAX7469/MAX7470 operate from a single +5V analog supply and a +3.3V digital supply. Bypass AVDD to GND with a 0.1µF capacitor and an additional 1µF capacitor in parallel for additional low-frequency decoupling. Determine the proper power-supply bypassing necessary by taking into account the desired disturbance level tolerable on the output, the power-supply rejection of the MAX7469/MAX7470, and the amplitude and frequency of the disturbance signals present in the vicinity of the MAX7469/MAX7470. Use an extensive ground plane to ensure optimum performance. The three AVDD pins (pins 7, 9, and 11) that supply the individual channels can be connected together and bypassed as one, provided the components are close to the pins. Bypass DV<sub>DD</sub> to DGND with a 0.1µF capacitor. All ground pins (GND) must be connected to a low impedance ground plane as close as possible to the device.

Place the input termination resistors as close as possible to the device. Alternatively, the terminations can be placed further from the device if the PC board traces are designed to be a controlled impedance of  $75\Omega$ . Minimize parasitic capacitance as much as possible to avoid performance degradation in the upper frequency range possible with the MAX7469/MAX7470.

Refer to the MAX7469/MAX7470 evaluation kit for a proven PC board layout.

#### **Exposed Pad and Heat Dissipation**

The MAX7469/MAX7470 TQFN package has an exposed pad on its bottom. This pad is electrically connected, internal to the device, to GND. Do not route any PC board traces under the package.

The MAX7469/MAX7470 typically dissipate 900mW of power, therefore, pay careful attention to heat dispersion. The use of at least a two-layer board with a good ground plane is recommended. To maximize heat dispersion, place copper directly under the MAX7469/MAX7470 package so that it matches the outline of the plastic encapsulated area. Do the same thing on the bottom ground plane layer and then place as many vias as possible connecting the top and bottom layers to thermally connect it to the ground plane.


Maxim has evaluated a four-layer board using FR-4 material and 1oz copper with equal areas of metal on the top and bottom side coincident with the plastic encapsulated area of the 20-pin TQFN package. The two middle layers are used as power and ground

planes. The board has 21, 15-mil, plated-through via holes between the top, bottom, and ground plane layers. Thermocouple measurements confirm device temperatures to be safely within maximum limits.

\_\_Chip Information


PROCESS: BICMOS

## Typical Operating Circuit



### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

DALLAS ///XXI//I