

## Features

- Lead free versions available


## Applications

■ Cell phones

- RoHS compliant (lead free version)*

■ PDAs and notebooks
■ Bidirectional EMI filtering

- Digital cameras
- ESD protection
- MP3 players and GPS

■ Protects 6 data lines

## General Information

The 2FAE-C15R device, manufactured using Thin Film on Silicon technology, provides ESD protection and EMI filtering for the data port of portable electronic devices such as cell phones, modems and PDAs. The device incorporates six low pass filter channels where each channel has a series 100 ohm resistor assuring a minimum of -30 dB attenuation from 800 MHz to 3 GHz . The device is suitable for EMI filtering of GSM, CDMA, W-CDMA, WLAN and Bluetooth frequencies.
Each internal and external port of the six channels includes a TVS diode for ESD protection. The ESD protection provided by the component enables a data port to withstand a minimum $\pm 8 \mathrm{KV}$ Contact / $\pm 15 \mathrm{KV}$ Air Discharge per the ESD test method specified in IEC $61000-4-2$. The device measures $1.33 \mathrm{~mm} \times 2.96 \mathrm{~mm}$ and is available in a 15 bump CSP package intended to be mounted directly onto an FR4 printed circuit board. The CSP device meets typical thermal cycle and bend test specifications without the use of an underfill material.


## Electrical \& Thermal Characteristics

| Electrical Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted) | Symbol | Minimum | Nominal | Maximum | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Per Line Specification Resistance | R | 80 | 100 | 120 | $\Omega$ |
| Capacitance @ 2.5 V 1 MHz | C | 44 | 54 | 64 | pF |
| Rated Standoff Voltage | $\mathrm{V}_{\text {wm }}$ |  | 5.0 |  | V |
| Breakdown Voltage @ 1 mA | $\mathrm{V}_{\text {BR }}$ | 6.0 |  |  | V |
| Forward Voltage @ 10 mA | $\mathrm{V}_{\mathrm{F}}$ |  | 0.8 |  | V |
| Leakage Current @ 3.3 V | $\mathrm{I}_{\mathrm{R}}$ |  | 0.1 | 0.5 | $\mu \mathrm{A}$ |
| Filter Attenuation @ 800-3000 MHz | S21 | -30 | -35 |  | dB |
| ESD Protection: IEC 61000-4-2 Contact Discharge Air Discharge |  | $\begin{gathered} \pm 8 \\ \pm 15 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{kV} \\ & \mathrm{kV} \end{aligned}$ |
| Thermal Characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted) |  |  |  |  |  |
| Operating Temperature Range | TJ | -40 | 25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {STG }}$ | -55 | 25 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation Per Resistor | $\mathrm{P}_{\mathrm{D}}$ |  |  | 100 | mW |

## POUFNS ${ }^{\circ}$

## Reliable Electronic Solutions

Asia-Pacific: TEL +886-(0)2 25624117 • FAX +886- (0)2 25624116
Europe: TEL +41-41 7685555 • FAX +41-41 7685510
The Americas: TEL +1-951 781-5492 • FAX +1-951 781-5700
www.bourns.com

## Mechanical Characteristics

This is a silicon-based device and is packaged using chip scale packaging technology. Solder bumps, formed on the silicon die, provide the interconnect medium from die to PCB. The bumps are arranged on the die in a regular grid formation. The grid pitch is 0.5 mm and the dimensions for the packaged device are shown below.


## Reliability Data

Reliability data is gathered on an ongoing basis for Bourns ${ }^{\circledR}$ Integrated Passive and Active Devices.
"Package level" testing of the integrity of the solder joint is carried out on an independent Daisy-Chain test device. A 25-Pin Daisy Chain component is available from Bourns for this purpose (part number 2TAD-C25R). This is a $5 \times 5$ array featuring 0.5 mm pitch solder bumps. The Distance to Neutral Point (DNP) on that component is similar to that of the 2FAE-C15R and is thus deemed suitable for Thermal Cycle testing.
"Silicon level" reliability performance is based on similarity to other integrated passive CSP devices from Bourns.

## Frequency Response



## Block Diagram

The CSP device block diagram below includes the pin names and basic electrical connections associated with each channel.


## PCB Design and SMT Processing

Please consult the "Bourns Design Guide Using CSP" for notes on PCB design and SMT Processing.

## How to Order

Thinfilm 2 FAE - C15R
Model
Chipscale
No. of Solder Bumps

| Packaging Option |
| :--- |
| $\mathrm{R}=$ Tape and Reel |
| $\quad$ Packaged 3000 pcs. $/ 7$ " reel |

Terminations | LF $=$ Sn $/ \mathrm{Ag} / \mathrm{Cu}$ (lead free) |
| :--- |
| Blank $=\mathrm{Sn} / \mathrm{Pb}$ |

Model


No. of Solder Bumps
Packaging Option
R = Tape and Reel Packaged 3000 pcs. / 7 " reel
$\mathrm{LF}=\mathrm{Sn} / \mathrm{Ag} / \mathrm{Cu}$ (lead free)
Blank $=\mathrm{Sn} / \mathrm{Pb}$

## Device Pin Out

The pin-out for the device is shown below with the bumps facing up.


| Pin Out | Function | Pin Out | Function |
| :---: | :---: | :---: | :---: |
| A1 | EXT1 | C1 | INT1 |
| A2 | EXT2 | C2 | INT2 |
| A3 | EXT3 | C3 | INT3 |
| A4 | EXT4 | C4 | INT4 |
| A5 | EXT5 | C5 | INT5 |
| A6 | EXT6 | C6 | INT6 |
| B1 | GND |  |  |
| B2 | GND |  |  |
| B3 | GND |  |  |

## Packaging

The surface mount product is packaged in an $8 \mathrm{~mm} \times 4 \mathrm{~mm}$ Tape and Reel format per EIA-481 standard.


