

# Ultralow Power, Dual 10-Bit DAC in MSOP

March 2000

### **FEATURES**

- Ultralow Power: 1.5µA (Typ) I<sub>CC</sub> per DAC Plus 0.05µA Sleep Mode for Extended Battery Life
- Tiny: Two 10-Bit DACs in an 8-Lead MSOP— Half the Size of an SO-8
- Wide 2.7V to 5.5V Supply Range
- Double Buffered for Simultaneous DAC Updates
- Rail-to-Rail Voltage Outputs Drive 1000pF
- Reference Range Includes Supply for Ratiometric 0V-to-V<sub>CC</sub> Output
- Reference Input Impedance Is Code-Independent (7.1MΩ Typ)—Eliminates External Buffers
- 3-Wire Serial Interface with Schmitt Trigger Inputs
- Differential Nonlinearity: ±0.75LSB Max

# **APPLICATIONS**

- Mobile Communications
- Portable Battery-Powered Instruments
- Remote Industrial Devices
- Digitally Controlled Amplifiers and Attenuators
- Automatic Calibration for Manufacturing

# DESCRIPTION

The LTC®1662 is an ultralow power, fully buffered voltage output, dual 10-bit digital-to-analog converter (DAC). Each DAC draws just 1.7 $\mu$ A (typ) total supply-plus-reference operating current, yet is capable of supplying DC output currents in excess of 1mA and reliably driving capacitive loads of up to 1000pF. A programmable Sleep mode further reduces total operating current to a negligible 0.05 $\mu$ A.


Linear Technology's proprietary, inherently monotonic voltage interpolation architecture provides excellent linearity while allowing for an exceptionally small external form factor. The double-buffered input logic provides simultaneous update capability and can be used to write to either DAC without interrupting Sleep mode.

With its ultralow operating current and exceptionally small size, the LTC1662 is ideal for use in battery-powered products.

The LTC1662 is pin- and software-compatible with the LTC1661 micropower dual 10-bit DAC. It is available in 8-pin MSOP and PDIP packages and is specified over the industrial temperature range.

T, LTC and LT are registered trademarks of Linear Technology Corporation.

# **BLOCK DIAGRAM**



#### **Operating Current** 5.5 V<sub>REF</sub> = V<sub>CC</sub> -T<sub>A</sub> = 25°C TOTAL OPERATING CURRENT (µA) 5.0 CODF = 10234.5 4.0 CODE = 5123.5 CODE = 0 3.0 3.0 4.0 4.5 5.0 5.5 V<sub>CC</sub> (V)

**Total Supply-Plus-Reference** 




# **ABSOLUTE MAXIMUM RATINGS**

(Note 1)	
V <sub>CC</sub> to GND	0.3V to 7.5V
Logic Inputs to GND	0.3V to 7.5V
$V_{OUTA},V_{OUTB},REF$ to GND $-0.3$	$V \text{ to } (V_{CC} + 0.3V)$
Maximum Junction Temperature	125°C
Storage Temperature Range	-65°C to 150°C

Operating Temperature Range	
LTC1662C	. 0°C to 70°C
LTC1662I	-40°C to 85°C
Lead Temperature (Soldering, 10 sec)	300°C

# PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

**ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating temperature range ( $T_A = T_{MIN}$  to  $T_{MAX}$ ), otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_{CC} = 2.7V$  to 5.5V,  $V_{REF} \leq V_{CC}$ ,  $V_{OUT}$  Unloaded unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			TYP	MAX	UNITS
Accuracy							
	Resolution		•	10			Bits
	Monotonicity	(Note 2)	•	10			Bits
DNL	Differential Nonlinearity	(Note 2)	•		±0.12	±0.75	LSB
INL	Integral Nonlinearity	(Note 2)	•		±0.8	±4	LSB
V <sub>OS</sub>	Offset Error	V <sub>CC</sub> = 5V, V <sub>REF</sub> = 4.096V, Measured at Code 20	•		±5	±25	mV
V <sub>OS</sub> TC	V <sub>OS</sub> Temperature Coefficient				±15		μV/°C
GE	Gain Error	V <sub>CC</sub> = 5V, V <sub>REF</sub> = 4.096V	•		±1	±8	LSB
GE TC	Gain Error Temperature Coefficient				±12		μV/°C
PSR	Power Supply Rejection	V <sub>REF</sub> = 2.5V			0.18		LSB/V
Reference	Input		'				
	Input Voltage Range		•	0		V <sub>CC</sub>	V
	Input Resistance	Active Mode Sleep Mode	•	3.9	7.1 2.5		MΩ GΩ
	Input Capacitance				10		pF

**ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating temperature range (T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>), otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 2.7V to 5.5V, V<sub>REF</sub>  $\leq$  V<sub>CC</sub>, V<sub>OUT</sub> Unloaded unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			TYP	MAX	UNITS
Power Sup	pply						
V <sub>CC</sub>	Positive Supply Voltage	For Specified Performance	•	2.7		5.5	V
I <sub>CC</sub>	Supply Current $ \begin{array}{c} V_{CC} = 3V \text{ (Note 3)} \\ V_{CC} = 5V \text{ (Note 3)} \\ V_{CC} = 3V \text{ (Note 3)} \\ V_{CC} = 5V \text{ (Note 3)} \\ \end{array} $		•		3.0 3.5	4.0 4.5 5.0 5.5	μΑ μΑ μΑ μΑ
	Sleep Mode Operating Current	Supply Plus Reference Current, V <sub>CC</sub> = V <sub>REF</sub> = 5V, (Note 3)	•		0.05	0.10 0.18	μ <b>Α</b> μ <b>Α</b>
DC Perform	mance						
	Short-Circuit Current Low	V <sub>OUT</sub> = 0V, V <sub>CC</sub> = V <sub>REF</sub> = 5V, Code = 1023 (Note 7)	•	5	12	70	mA
	Short-Circuit Current High	$V_{OUT} = V_{CC} = V_{REF} = 5V$ , Code = 0 (Note 7)	•	3	10	80	mA
AC Perform	mance						
	Voltage Output Slew Rate	Rising (Notes 4, 5) Falling (Notes 4, 5)			20 7		V/ms V/ms
	Voltage Output Settling Time	0.1V <sub>FS</sub> to 0.9V <sub>FS</sub> ±0.5LSB (Notes 4, 5) 0.9V <sub>FS</sub> to 0.1V <sub>FS</sub> ±0.5LSB (Notes 4, 5)			0.40 0.75		ms ms
	Capacitive Load Driving				1000		pF
Digital I/O							
V <sub>IH</sub>	Digital Input High Voltage	V <sub>CC</sub> = 2.7V to 5.5V V <sub>CC</sub> = 2.7V to 3.6V	•	2.4 2.0			V
V <sub>IL</sub>	Digital Input Low Voltage	V <sub>CC</sub> = 4.5V to 5.5V V <sub>CC</sub> = 2.7V to 5.5V	•			0.8 0.6	V
I <sub>LK</sub>	Digital Input Leakage	$V_{IN} = GND$ to $V_{CC}$	•		±0.05	±1.0	μΑ
C <sub>IN</sub>	Digital Input Capacitance	(Note 6)			1.5		pF

# **TIMING CHARACTERISTICS** range, otherwise specifications are at $T_A = 25\,^{\circ}C$ .

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS		
V <sub>CC</sub> = 4.5	V <sub>CC</sub> = 4.5V to 5.5V								
t <sub>1</sub>	D <sub>IN</sub> Valid to SCK Setup		•	55	15		ns		
$t_2$	D <sub>IN</sub> Valid to SCK Hold		•	0	-10		ns		
t <sub>3</sub>	SCK High Time	(Note 6)	•	30	14		ns		
t <sub>4</sub>	SCK Low Time	(Note 6)	•	30	14		ns		
t <sub>5</sub>	CS/LD Pulse Width	(Note 6)	•	100	27		ns		
t <sub>6</sub>	LSB SCK High to CS/LD High	(Note 6)	•	30	2		ns		
t <sub>7</sub>	CS/LD Low to SCK High	(Note 6)	•	20	-21		ns		
t <sub>9</sub>	SCK Low to CS/LD Low	(Note 6)	•	0	-5		ns		
t <sub>11</sub>	CS/LD High to SCK Positive Edge	(Note 6)	•	20	0		ns		
	SCK Frequency	Square Wave (Note 6)	•			16.7	MHz		
$V_{CC} = 2.7$	/ to 5.5V								
t <sub>1</sub>	D <sub>IN</sub> Valid to SCK Setup	(Note 6)	•	75	20		ns		
t <sub>2</sub>	D <sub>IN</sub> Valid to SCK Hold	(Note 6)	•	0	-10		ns		
$\overline{t_3}$	SCK High Time	(Note 6)	•	50	15		ns		
t <sub>4</sub>	SCK Low Time	(Note 6)	•	50	15		ns		



# TIMING CHARACTERISTICS range, otherwise specifications are at $T_A = 25^{\circ}C$ .

The ● denotes the specifications which apply over the full operating temperature

SYMBOL	PARAMETER	CONDITIONS				MAX	UNITS
t <sub>5</sub>	CS/LD Pulse Width	(Note 6)	•	150	30		ns
t <sub>6</sub>	LSB SCK High to CS/LD High	(Note 6)	•	50	3		ns
t <sub>7</sub>	CS/LD Low to SCK High	(Note 6)	•	30	-14		ns
t <sub>9</sub>	SCK Low to CS/LD Low	(Note 6)	•	0	-5		ns
t <sub>11</sub>	CS/LD High to SCK Positive Edge	(Note 6)	•	30	0		ns
	SCK Frequency	Square Wave (Note 6)	•			10	MHz

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

**Note 2:** Nonlinearity and monotonicity are defined and tested at  $V_{CC} = 5V$ ,  $V_{REF} = 4.096V$ , from code 20 to code 1023. See Figure 2.

**Note 3:** Digital inputs at OV or  $V_{CC}$ .


Note 4: Load is  $10k\Omega$  in parallel with 100pF.

Note 5:  $V_{CC} = V_{REF} = 5V$ . DAC switched between  $0.1V_{FS}$  and  $0.9V_{FS}$ ; i.e., codes k = 102 and k = 922.


Note 6: Guaranteed by design, not subject to test.


Note 7: One DAC output loaded.

# TIMING DIAGRAM



# TYPICAL PERFORMANCE CHARACTERISTICS





# **OPERATION**




Figure 1. Register Loading Sequence

**Table 1. DAC Control Functions** 

	CON	TR0L		INPUT REGISTER	DAC REGISTER	POWER-DOWN STATUS	
А3	A2	A1	A0	STATUS	STATUS	(SLEEP/WAKE)	COMMENTS
0	0	0	0	No Change	No Update	No Change	No Operation. Power-Down Status Unchanged (Part Stays In Wake or Sleep Mode)
0	0	0	1	Load DAC A	No Update	No Change	Load Input Register A with Data. DAC Outputs Unchanged. Power-Down Status Unchanged
0	0	1	0	Load DAC B	No Update	No Change	Load Input Register B with Data. DAC Outputs Unchanged. Power-Down Status Unchanged
0	0	1	1		Reserved		
0	1	0	0		Reserved		
0	1	0	1		Reserved		
0	1	1	0		Reserved		
0	1	1	1		Reserved		
1	0	0	0	No Change	Update Outputs	Wake	Load Both DAC Regs with Existing Contents of Input Regs. Outputs Update. Part Wakes Up
1	0	0	1	Load DAC A	Update Outputs	Wake	Load Input Reg A. Load DAC Regs with New Contents of Input Reg A and Existing Contents of Reg B. Outputs Update. Part Wakes Up
1	0	1	0	Load DAC B	Update Outputs	Wake	Load Input Reg B. Load DAC Regs with Existing Contents of Input Reg A and New Contents of Reg B. Outputs Update. Part Wakes Up
1	0	1	1		Reserved		
1	1	0	0		Reserved		
1	1	0	1	No Change	No Update	Wake	Part Wakes Up. Input and DAC Regs Unchanged. DAC Outputs Reflect Existing Contents of DAC Regs
1	1	1	0	No Change	No Update	Sleep	Part Goes to Sleep. Input and DAC Regs Unchanged. DAC Outputs Set to High Impedance State
1	1	1	1	Load DACs A, B with Same 10-Bit Code	Update Outputs	Wake	Load Both Input Regs. Load Both DAC Regs with New Contents of Input Regs. Outputs Update. Part Wakes Up



### PIN FUNCTIONS

**CS/LD** (**Pin 1**): Serial Interface Chip Select/Load Input. When  $\overline{\text{CS}}/\text{LD}$  is low, SCK is enabled for shifting data on D<sub>IN</sub> into the register. When  $\overline{\text{CS}}/\text{LD}$  is pulled high, SCK is disabled and the operation(s) specified in the Control code, A3-A0, is (are) performed. CMOS and TTL compatible.

**SCK (Pin 2):** Serial Interface Clock Input. CMOS and TTL compatible.

 $D_{IN}$  (Pin 3): Serial Interface Data Input. Input word data on the  $D_{IN}$  pin is shifted into the 16-bit register on the rising edge of SCK. CMOS and TTL compatible.

**REF (Pin 4):** Reference Voltage Input.  $0V \le V_{REF} \le V_{CC}$ .

 $V_{OUT\ A},\ V_{OUT\ B}$  (Pins 8,5): DAC Analog Voltage Outputs. The output range is

$$0 \le V_{OUTA}, V_{OUTB} \le V_{REF} \left(\frac{1023}{1024}\right)$$

**V<sub>CC</sub>** (**Pin 6**): Supply Voltage Input.  $2.7V \le V_{CC} \le 5.5V$ .

**GND (Pin 7):** System Ground.

## **DEFINITIONS**

**Differential Nonlinearity (DNL):** The difference between the measured change and the ideal 1LSB change for any two adjacent codes. The DNL error between any two codes is calculated as follows:

$$DNL = (\Delta V_{OUT} - LSB)/LSB$$

where  $\Delta V_{OUT}$  is the measured voltage difference between two adjacent codes.

**Full-Scale Error (FSE):** The deviation of the actual full-scale voltage from ideal. FSE includes the effects of offset and gain errors (see Applications Information).

**Gain Error (GE):** The deviation from the slope of the ideal DAC transfer function, expressed in LSBs at full scale.

Integral Nonlinearity (INL): The deviation from a straight line passing through the endpoints of the DAC transfer curve (Endpoint INL). Because the output cannot go below zero, the linearity is measured between full scale and the lowest code which guarantees the output will be greater than zero. The INL error at a given input code is calculated as follows:

$$INL = [V_{OUT} - V_{OS} - (V_{FS} - V_{OS})(code/1023)]/LSB$$

where  $V_{\text{OUT}}$  is the output voltage of the DAC measured at the given input code.

**Least Significant Bit (LSB):** The ideal voltage difference between two successive codes.

$$LSB = V_{REF}/1024$$

**Resolution (n):** Defines the number of DAC output states (2<sup>n</sup>) that divide the full-scale range. Resolution does not imply linearity.

**Voltage Offset Error (V\_{0S}):** Nominally, the voltage at the output when the DAC is loaded with all zeros. A single supply DAC can have a true negative offset, but the output cannot go below zero (see Applications Information).

For this reason, single supply DAC offset is measured at the lowest code that guarantees the output will be greater than zero.



### **OPERATION**

#### **Transfer Function**

The transfer function for the LTC1662 is:

$$V_{OUT(IDEAL)} = \left(\frac{k}{1024}\right) V_{REF}$$

where k is the decimal equivalent of the binary DAC input code D9-D0 and V<sub>REF</sub> is the voltage at REF (Pin 6).

#### Power-On Reset

The LTC1662 positively clears the outputs to zero scale when power is first applied, making system initialization consistent and repeatable.


#### **Power Supply Sequencing**

The voltage at REF (Pin 4) should be kept within the range  $-0.3V \le V_{REF} \le V_{CC} + 0.3V$  (see Absolute Maximum Ratings). Particular care should be taken during power supply turn-on and turn-off sequences, when the voltage at  $V_{CC}$  (Pin 6) is in transition.

#### **Serial Interface**

See Table 1. The 16-bit Input word consists of the 4-bit Control code, the 10-bit Input code and two don't-care bits.

Table 1. LTC1662 Input Word



After the Input word is loaded into the register (see Figure 1), it is internally converted from serial to parallel format. The parallel 10-bit-wide Input code data path is then buffered by two latch registers.

The first of these, the Input Register, is used for loading new input codes. The second buffer, the DAC Register, is used for updating the DAC outputs. Each DAC has its own 10-bit Input Register and 10-bit DAC Register.

By selecting the appropriate 4-bit Control code (see Table 2) it is possible to perform single operations, such as loading one DAC or changing Power-Down status (Sleep/Wake).

In addition, some Control codes perform two or more operations at the same time. For example, one such code loads DAC A, updates both outputs and Wakes the part up. The DACs can be loaded separately or together, but the outputs are always updated together.

#### **Register Loading Sequence**

See Figure 1. With CS/LD held low, data on the  $D_{IN}$  input is shifted into the 16-bit Shift Register on the positive edge of SCK. The 4-bit Control code, A3-A0, is loaded first, then the 10-bit Input code, D9-D0, ordered MSB-to-LSB in each case. Two don't-care bits, X1 and X0, are loaded last. When the full 16-bit Input word has been shifted in,  $\overline{CS}/LD$  is pulled high, causing the system to respond according to Table 2. The clock is disabled internally when  $\overline{CS}/LD$  is high. Note: SCK must be low when  $\overline{CS}/LD$  is pulled low.

#### Sleep Mode

DAC control code  $1110_b$  is reserved for the special Sleep instruction (see Table 2). In this mode, the digital circuits remain active while the analog sections are disabled; static power consumption is greatly reduced. The reference input and analog outputs are set in a high impedance state and all DAC settings are retained in memory so that when Sleep mode is exited, the outputs of DACs not updated by the Wake command are restored to their last active state.

Sleep mode is initiated by performing a load sequence using control code  $1110_b$  (the DAC input code D9-D0 is ignored).

To save instruction cycles, the DACs may be prepared with new input codes during Sleep (control codes  $0001_b$  and  $0010_b$ ); then, a single command  $(1000_b)$  can be used both to wake the part and to update the output values.

Alternatively, one DAC may be loaded with a new input code during Sleep; then with just one command, the other DAC is loaded, the part is awakened and both outputs are updated.

For example, control code  $0001_b$  is used to load DAC A during Sleep. Then Control code  $0101_b$  loads DAC B, wakes the part and simultaneously updates both DAC outputs.



## **OPERATION**

#### **Voltage Outputs**

Each of the rail-to-rail output amplifiers contained in the LTC1662 can typically source or sink up to 1mA ( $V_{CC}=5V$ ). The outputs swing to within a few millivolts of either supply when unloaded and have an equivalent output resistance of  $85\Omega$  (typical) when driving a load to the rails. The output amplifiers are stable driving capacitive loads up to 1000pF.

#### **Rail-to-Rail Output Considerations**

In any rail-to-rail DAC, the output swing is limited to voltages within the supply range.

If the DAC offset is negative, the output for the lowest codes limits at 0V as shown in Figure 2b.

Similarly, limiting can occur near full scale when the REF pin is tied to  $V_{CC}$ . If  $V_{REF} = V_{CC}$  and the DAC full-scale error (FSE =  $V_{OS}$  + GE) is positive, the output for the highest codes limits at  $V_{CC}$  as shown in Figure 2c. No full-scale limiting can occur if  $V_{REF}$  is less than  $V_{CC}$  – FSE.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.





Figure 2. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Input Codes Near Full Scale When  $V_{REF} = V_{CC}$ 

# TYPICAL APPLICATION

Using the LTC1258 and the LTC1662 In a Portable Application Powered by a Single Li-Ion Battery. Total Supply Current Is  $8.2\mu\text{A}$ 






# PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

#### MS8 Package 8-Lead Plastic MSOP

(LTC DWG # 05-08-1660)



\* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

(0.65)

BSC

MSOP (MS8) 1098


\*\* DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

# PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

N8 Package 8-Lead PDIP (Narrow 0.300)

(LTC DWG # 05-08-1510)




\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)



# TYPICAL APPLICATION

#### Micropower Trim Circuit with Coarse/Fine Adjustment. Total Supply Current Is 9.5µA



# RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1661	Dual 10-Bit V <sub>OUT</sub> DAC in 8-Lead MSOP Package	V <sub>CC</sub> = 2.7V to 5.5V, 60μA per DAC, Rail-to-Rail Output
LTC1663	Single 10-Bit V <sub>OUT</sub> DAC with 2-Wire Interface in SOT-23 Package	V <sub>CC</sub> = 2.7V to 5.5V, Internal Reference, 60μA
LTC1664	Quad 10-Bit V <sub>OUT</sub> DAC in 16-Pin Narrow SSOP	V <sub>CC</sub> = 2.7V to 5.5V, 60μA per DAC, Rail-to-Rail Output
LTC1665/LTC1660	Octal 8/10-Bit V <sub>OUT</sub> DAC in 16-Pin Narrow SSOP	V <sub>CC</sub> = 2.7V to 5.5V, 60μA per DAC, Rail-to-Rail Output
LTC1446/LTC1446L	Dual 12-Bit V <sub>OUT</sub> DACs in SO-8 Package with Internal Reference	LTC1446: V <sub>CC</sub> = 4.5V to 5.5V, V <sub>OUT</sub> = 0V to 4.095V LTC1446L: V <sub>CC</sub> = 2.7V to 5.5V, V <sub>OUT</sub> = 0V to 2.5V
LTC1448	Dual 12-Bit V <sub>OUT</sub> DAC in SO-8 Package	$V_{CC}$ = 2.7V to 5.5V, External Reference Can Be Tied to $V_{CC}$
LTC1454/LTC1454L	Dual 12-Bit V <sub>OUT</sub> DACs in SO-16 Package with Added Functionality	LTC1454: V <sub>CC</sub> = 4.5V to 5.5V, V <sub>OUT</sub> = 0V to 4.095V LTC1454L: V <sub>CC</sub> = 2.7V to 5.5V, V <sub>OUT</sub> = 0V to 2.5V
LTC1458/LTC1458L	Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality	LTC1458: V <sub>CC</sub> = 4.5V to 5.5V, V <sub>OUT</sub> = 0V to 4.095V LTC1458L: V <sub>CC</sub> = 2.7V to 5.5V, V <sub>OUT</sub> = 0V to 2.5V
LTC1659	Single Rail-to-Rail 12-Bit $V_{OUT}$ DAC in 8-Lead MSOP Package $V_{CC}$ : 2.7V to 5.5V	Low Power Multiplying $V_{OUT}$ DAC. Output Swings from GND to REF. REF Input Can Be Tied to $V_{CC}$