## K1525C Series


## 14 pin DIP, 5.0 Volt, CMOS/TTL, VCXO








- Former Champion Product
- Phase-Locked Loops (PLL's), Clock Recovery, Reference Signal Tracking, Synthesizers, Frequency Modulation/Demodulation





All dimensions in inches [mm].

Orderin	g Information				(	00.000
	K1525C	Х	Χ	Х	-R	MHz
Product S						
Model Sel						- 1
Α:						
D:	$\pm$ 80 - $\pm$ 120 ppm Pull					
Temperat	ure Range <del></del>		_			
Blank:	0°C to +70°C					
M:	-40°C to +85°C					
Symmetry	//Logic Compatibility —					
Blank:	TTL/CMOS 40%/60%					
C:	CMOS 45%/55%					
T:	TTL 45%/55%					
RoHS Co	mpliance ———					
Blank:	non-RoHS compliant p	art				- 1
-R:						ı
Frequenc	y (customer specified)-					

## **Pin Connections**

PIN	FUNCTION	
1	Voltage Control	
7	Ground/Case Ground	
8	Output	
14	+Vdd	

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes
ıtions	Frequency Range	F	2		55	MHz	
	Operating Temperature	TA	(See Ordering Information)				
	Storage Temperature	Ts	-40		+125	°C	
	Frequency Stability	∆F/F					
	Overall		Inclusive of Calibration, Temperature, Voltage, Load, and Aging			ure,	
	0°C to +70°C				±25	ppm	
	-40°C to +85°C				± <b>50</b>	ppm	
	Aging						
	1st Year		-3		+3	ppm	
	Thereafter (per year)		-1		+1	ppm	
fica	Pullability/APR		(See Ordering Information)		nation)		
eci	Control Voltage	Vc	0.5	2.5	4.5	٧	
Electrical Specifications	Linearity				10	%	Positive Monotonic Slope
	Modulation Bandwidth	fm	20			kHz	±3dB
	Input Impedance	Zin	50k			Ohms	@ 10 kHz
	Input Voltage	Vdd	4.5	5.0	5.5	٧	
	Input Current	ldd			26	mA	
	Output Type						HCMOS/TTL
	Load		5 TTL or 15 pF HCMOS				See Note 1
	Symmetry (Duty Cycle)		(See Ordering Information)			See Note 2	
	Logic "1" Level	Voh	4.5			٧	
	Logic "0" Level	Vol			0.5	V	
	Output Current				±16	mA	
	Rise/Fall Time	Tr/Tf			4	ns	
	Start up Time				10	ms	
	Phase Jitter@ 26 MHz	φJ		4		ps RMS	Integrated 12 kHz - 20 MHz
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier
	@ 26 MHz	-65	-95	-120	-130	-140	dBc/Hz

1. TTL load - see load circuit diagram #1. HCMOS load - see load circuit diagram #2.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.