

3.3V CMOS 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

IDT74LVC823A

FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4 w typ. static)
- · Rail-to-rail output swing for increased noise margin
- All inputs, outputs, and I/O are 5V tolerant
- · Supports hot insertion
- Available in SSOP, QSOP, and TSSOP packages

DRIVE FEATURES:

- · High Output Drivers: ±24mA
- · Reduced system switching noise

APPLICATIONS:

- · 3.3V high speed systems
- · 3.3V and lower voltage computing systems

DESCRIPTION:

The LVC823A 9-bit bus-interface flip-flop is built using advanced dual metal CMOS technology. The LVC823A device is designed specifically for driving highly capacitive or relatively low-impedance loads. The device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable $(\overline{\text{CLKEN}})$ input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high disables the clock buffer, latching the outputs. This device has noninverting data (D) inputs. Taking the clear $(\overline{\text{CLR}})$ input low causes the nine Q outputs to go low, independently of the clock.


A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. \overline{OE} does not affect internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The LVC823A has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JANUARY 2004

PIN CONFIGURATION



SSOP/ QSOP/ TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
|------------|---|--------------|------|
| VTERM | Terminal Voltage with Respect to GND | -0.5 to +6.5 | V |
| Tstg | Storage Temperature | -65 to +150 | °C |
| lout | DC Output Current | -50 to +50 | mA |
| lik lok | Continuous Clamp Current, VI < 0 or Vo < 0 | - 50 | mA |
| lcc Iss | Continuous Current through each Vcc or GND | ±100 | mA |

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Тур. | Max. | Unit |
|--------|--------------------------|------------|------|------|------|
| CIN | Input Capacitance | VIN = 0V | 4.5 | 6 | pF |
| Соит | Output Capacitance | Vout = 0V | 5.5 | 8 | pF |
| Cı/o | I/O Port Capacitance | VIN = 0V | 6.5 | 8 | pF |

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

| Pin Names | Description | |
|-----------|----------------------------------|--|
| ŌĒ | Output Enable Input (Active LOW) | |
| CLK | Clock Input | |
| CLKEN | Clock Enable Input (Active LOW) | |
| CLR | Clear Input (Active LOW) | |
| хD | Data Inputs | |
| хQ | Data Outputs | |

FUNCTION TABLE (EACH FLIP-FLOP)⁽¹⁾

| | Inputs | | | | |
|----|--------|-------|----------|----|------------------|
| ŌĒ | CLR | CLKEN | CLK | хD | Ох |
| L | L | Х | Χ | Х | L |
| L | Н | L | ↑ | Н | Н |
| L | Н | L | ↑ | L | L |
| Ĺ | Н | Н | Х | Х | Q ⁽²⁾ |
| Н | Χ | Х | Χ | Х | Z |

NOTES:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High Impedance
 - ↑ = LOW-to-HIGH transition
- 2. Output level before indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

| Symbol | Parameter | Test Cond | itions | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|--------------|---|------------------------------------|---|------|---------------------|------|------|
| ViH | Input HIGH Voltage Level | Vcc = 2.3V to 2.7V | | 1.7 | _ | _ | V |
| | | Vcc = 2.7V to 3.6V | | 2 | _ | _ | |
| VIL | Input LOW Voltage Level | Vcc = 2.3V to 2.7V | | _ | _ | 0.7 | V |
| | | Vcc = 2.7V to 3.6V | | _ | _ | 0.8 | |
| ІІН | Input Leakage Current | Vcc = 3.6V | VI = 0 to 5.5V | _ | _ | ±5 | μΑ |
| lıL | | | | | | | |
| lozh | High Impedance Output Current | Vcc = 3.6V | Vo = 0 to 5.5V | _ | _ | ±10 | μΑ |
| lozl | (3-State Output pins) | | | | | | |
| loff | Input/Output Power Off Leakage | $Vcc = 0V$, $Vin or Vo \le 5.5V$ | | _ | _ | ±50 | μA |
| Vik | Clamp Diode Voltage | Vcc = 2.3V, IIN = -18mA | | _ | -0.7 | -1.2 | V |
| VH | Input Hysteresis | Vcc = 3.3V | | _ | 100 | _ | mV |
| ICCL | Quiescent Power Supply Current | Vcc = 3.6V | VIN = GND or Vcc | _ | _ | 10 | μΑ |
| ICCH ICCZ | | | $3.6 \le \text{VIN} \le 5.5 \text{V}^{(2)}$ | _ | _ | 10 | |
| Δlcc | Quiescent Power Supply Current Variation | One input at Vcc - 0.6V, other inp | uts at Vcc or GND | _ | _ | 500 | μΑ |

NOTES:

- 1. Typical values are at Vcc = 3.3V, +25°C ambient.
- 2. This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Con | ditions ⁽¹⁾ | Min. | Max. | Unit |
|--------|---------------------|--------------------|------------------------|---------|------|------|
| Voн | Output HIGH Voltage | Vcc = 2.3V to 3.6V | IOH = - 0.1mA | Vcc-0.2 | _ | V |
| | | Vcc = 2.3V | IOH = -6mA | 2 | _ | |
| | | Vcc = 2.3V | Iон = - 12mA | 1.7 | _ | |
| | | Vcc = 2.7V | | 2.2 | _ | |
| | | Vcc = 3V | | 2.4 | _ | |
| | | Vcc = 3V | IOH = - 24mA | 2.2 | _ | |
| Vol | Output LOW Voltage | Vcc = 2.3V to 3.6V | IoL = 0.1mA | _ | 0.2 | V |
| | | Vcc = 2.3V | IoL = 6mA | _ | 0.4 | |
| | | | IoL = 12mA | _ | 0.7 | |
| | | Vcc = 2.7V | IoL = 12mA | _ | 0.4 | |
| | | VCC = 3V | Iol = 24mA | _ | 0.55 | |

NOTE:

^{1.} VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

OPERATING CHARACTERISTICS, Vcc = 3.3V ± 0.3V, Ta = 25°C

| Symbo | Parameter | Test Conditions | Typical | Unit |
|-------|--|---------------------|---------|------|
| CPD | Power Dissipation Capacitance per Flip-Flop Outputs enabled | CL = 0pF, f = 10Mhz | 59 | pF |
| CPD | Power Dissipation Capacitance per Flip-Flop Outputs disabled | | 46 | |

SWITCHING CHARACTERISTICS(1)

| | | Vcc : | = 2.7V | Vcc = 3.3 | V ± 0.3V | |
|--------------|---------------------------------------|-------|--------|-----------|----------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit |
| fMAX | | 150 | _ | 150 | _ | MHz |
| t PLH | Propagation Delay | _ | 8.9 | 1.4 | 8 | ns |
| t PHL | CLK to xQ | | | | | |
| t PHL | Propagation Delay | - | 8.8 | 2.5 | 7.9 | ns |
| | CLR to xQ | | | | | |
| t PZH | Output Enable Time | _ | 8.3 | 1.6 | 7.2 | ns |
| tpzl | ŌĒ to xQ | | | | | |
| t PHZ | Output Disable Time | _ | 7.1 | 1.1 | 6 | ns |
| t PLZ | OE to xQ | | | | | |
| tw | Pulse Duration, CLR LOW | 3.3 | _ | 3.3 | _ | ns |
| tw | Pulse Duration, CLK HIGH or LOW | 3.3 | _ | 3.3 | _ | ns |
| tsu | Set-up Time, CLR inactive before CLK↑ | 1 | _ | 1 | _ | ns |
| tsu | Set-up Time, data before CLK↑ | 1.3 | _ | 1.3 | _ | ns |
| tsu | Set-up Time, CLKEN LOW before CLK↑ | 1.8 | _ | 1.8 | _ | ns |
| tн | Hold Time, data after CLK↑ | 2 | _ | 2 | _ | ns |
| tн | Hold Time, CLKEN LOW after CLK↑ | 1.3 | | 1.3 | _ | ns |
| tsk(o) | Output Skew ⁽²⁾ | _ | _ | _ | 1 | ns |


NOTES:

- 1. See TEST CIRCUITS AND WAVEFORMS. $TA = -40^{\circ}C$ to $+85^{\circ}C$.
- $2. \quad \text{Skew between any two outputs of the same package and switching in the same direction.} \\$

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

| Symbol | $Vcc^{(1)} = 3.3V \pm 0.3V$ | Vcc ⁽¹⁾ = 2.7V | Vcc ⁽²⁾ =2.5V±0.2V | Unit |
|--------|-----------------------------|---------------------------|-------------------------------|------|
| VLOAD | 6 | 6 | 2 x Vcc | V |
| VIH | 2.7 | 2.7 | Vcc | V |
| VT | 1.5 | 1.5 | Vcc / 2 | V |
| VLZ | 300 | 300 | 150 | mV |
| VHZ | 300 | 300 | 150 | mV |
| CL | 50 | 50 | 30 | pF |



Test Circuit for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tr \leq 2.5ns; tr \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

| Test | Switch |
|---|--------|
| Open Drain Disable Low Enable Low | Vload |
| Disable High Enable High | GND |
| All Other Tests | Open |




tsk(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

Output Skew - tsk(x)


LVC Link

NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



ORDERING INFORMATION





2975 Stender Way Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com for Tech Support: logichelp@idt.com (408) 654-6459