

35.0-43.0 GHz GaAs MMIC Power Amplifier

May 2005 - Rev 05-May-05


Features

- X Excellent Saturated Output Stage
- X Balanced Design Provides Good Output Match
- X 26.0 dB Small Signal Gain
- X +24.0 dBm Saturated Output Power
- X 100% On-Wafer RF, DC and Output Power Testing
- X 100% Visual Inspection to MIL-STD-883 Method 2010

General Description

Mimix Broadband's four stage 35.0-43.0 GHz GaAs MMIC power amplifier has a small signal gain of 26.0 dB with a +24.0 dBm saturated output power. The device also includes Lange couplers to achieve good output return loss. This MMIC uses Mimix Broadband's 0.15 μm GaAs PHEMT device model technology, and is based upon electron beam lithography to ensure high repeatability and uniformity. The chip has surface passivation to protect and provide a rugged part with backside via holes and gold metallization to allow either a conductive epoxy or eutectic solder die attach process. This device is well suited for Millimeter-wave Point-to-Point Radio, LMDS, SATCOM and VSAT applications.

Chip Device Layout



Absolute Maximum Ratings

Supply Voltage (Vd)	+6.0 VDC
Supply Current (Id)	1050 mA
Gate Bias Voltage (Vg)	+0.3 VDC
Input Power (Pin)	+8.0 dBm
Storage Temperature (Tstg)	-65 to +165 °C
Operating Temperature (Ta)	-55 to MTTF Table ¹
Channel Temperature (Tch)	MTTF Table ¹

(1) Channel temperature affects a device's MTTF. It is recommended to keep channel temperature as low as possible for maximum life.

Electrical Characteristics (Ambient Temperature T = 25 °C)







Parameter	Units	Min.	Typ.	Max.
Frequency Range (f)	GHz	35.0	-	43.0
Input Return Loss (S11) @ 37.0-40.0	dB	6.0	10.0	-
Output Return Loss (S22) @ 37.0-40.0	dB	12.0	15.0	-
Small Signal Gain (S21) @ 37.0-40.0	dB	23.0	26.0	-
Gain Flatness ($\Delta S21$)	dB	-	+/-2.0	-
Reverse Isolation (S12) @ 37.0-40.0	dB	35.0	40.0	-
Saturated Output Power (P _{SAT}) @ 37.0-40.0	dBm	+23.0	+24.0	-
Drain Bias Voltage (Vd1,2,3,4)	VDC	-	+4.5	+5.5
Gate Bias Voltage (Vg1,2,3,4)	VDC	-1.0	-0.7	0.0
Supply Current (Id) (Vd=4.5V, Vg=-0.7V Typical)	mA	-	500	1000

35.0-43.0 GHz GaAs MMIC Power Amplifier









May 2005 - Rev 05-May-05

Power Amplifier Measurements



35.0-43.0 GHz GaAs MMIC Power Amplifier


Power Amplifier Measurements (cont.)



35.0-43.0 GHz GaAs MMIC Power Amplifier

May 2005 - Rev 05-May-05

Mechanical Drawing




(Note: Engineering designator is 38H4PBA0157)


Units: millimeters (inches) Bond pad dimensions are shown to center of bond pad.
 Thickness: 0.110 +/- 0.010 (0.0043 +/- 0.0004), Backside is ground, Bond Pad/Backside Metallization: Gold
 All DC Bond Pads are 0.100 x 0.100 (0.004 x 0.004). All RF Bond Pads are 0.100 x 0.200 (0.004 x 0.008)
 Bond pad centers are approximately 0.109 (0.004) from the edge of the chip.
 Dicing tolerance: +/- 0.005 (+/- 0.0002). Approximate weight: 3.987 mg.

Bond Pad #1 (RF In)	Bond Pad #5 (Vd3A)	Bond Pad #9 (Vd4B)	Bond Pad #13 (Vd1)
Bond Pad #2 (Vg2)	Bond Pad #6 (Vg4A)	Bond Pad #10 (Vg4B)	Bond Pad #14 (Vg1)
Bond Pad #3 (Vd2)	Bond Pad #7 (Vd4A)	Bond Pad #11 (Vd3B)	
Bond Pad #4 (Vg3A)	Bond Pad #8 (RF Out)	Bond Pad #12 (Vg3B)	

Bias Arrangement



Bypass Capacitors - See App Note [2]



35.0-43.0 GHz GaAs MMIC Power Amplifier



May 2005 - Rev 05-May-05

XP1005

App Note [1] Biasing - It is recommended to separately bias each amplifier stage Vd1 through Vd4 at Vd(1,2,3,4)=4.5V with Id1=35mA, Id2=65mA, Id3=130mA and Id4=270mA. Separate biasing is recommended if the amplifier is to be used at high levels of saturation, where gate rectification will alter the effective gate control voltage. For non-critical applications it is possible to parallel all stages and adjust the common gate voltage for a total drain current Id(total)=500 mA. It is also recommended to use active biasing to keep the currents constant as the RF power and temperature vary; this gives the most reproducible results. Depending on the supply voltage available and the power dissipation constraints, the bias circuit may be a single transistor or a low power operational amplifier, with a low value resistor in series with the drain supply used to sense the current. The gate of the pHEMT is controlled to maintain correct drain current and thus drain voltage. The typical gate voltage needed to do this is -0.7V. Typically the gate is protected with Silicon diodes to limit the applied voltage. Also, make sure to sequence the applied voltage to ensure negative gate bias is available before applying the positive drain supply.

App Note [2] Bias Arrangement -


For Parallel Stage Bias (Recommended for general applications) -- The same as Individual Stage Bias but all the drain or gate pad DC bypass capacitors (~100-200 pF) can be combined. Additional DC bypass capacitance (~0.01 uF) is also recommended to all DC or combination (if gate or drains are tied together) of DC bias pads. The Vg3a/b, Vd3a/b, Vg4a/b and Vd4a/b pads have been tied together on chip and can be biased from either side. The unused Vg3a/b, Vd3a/b, Vg4a/b and Vd4a/b pads must be bypassed but can be left open.

For Individual Stage Bias (Recommended for saturated applications) -- Each DC pad (Vd1,2,3,4 and Vg1,2,3,4) needs to have DC bypass capacitance (~100-200 pF) as close to the device as possible. Additional DC bypass capacitance (~0.01 uF) is also recommended. The Vg3a/b, Vd3a/b, Vg4a/b and Vd4a/b pads have been tied together on chip and can be biased from either side. The unused Vg3a/b, Vd3a/b, Vg4a/b and Vd4a/b pads must be bypassed but can be left open.

App Note [3] Output Power Adjust Using Gate Control - The XP1005 device has an interesting and very useful additional feature. The XP1005's output power can be adjusted by lowering the individual or combined gate voltages towards pinch off without sacrificing much in the way of Input 3rd Order Intercept Point. Improvements to the IIP3 and Noise Figure data shown here while attenuating the gain are also possible with individual gate control. Data here has been taken using combined gate control (all gates changed together) to lower the device's output power. The results are shown in the table below. Additionally, the accompanying curve shows the level and linearity of the typical attenuation achievable as the gate is adjusted at various levels until pinch-off.

Frequency: 40.0 GHz (worst case across 37.5-40.0 GHz) Pin: -19.0 dBm@scI Drain Voltage: 4.5 Volts
 Id split: Vd1=35 mA, Vd2=65 mA, Vd3A=65.0 mA, Vd3B=65.0 mA, Vd4A=135 mA, Vd4B=135 mA

Gain (dB)	IM3 (dBc)	IIP3 (dBm)	NF (dB)
26.0	47.0	4.5	7.10
24.0	53.0	7.5	6.80
22.0	58.0	10.0	6.70
20.0	62.0	12.0	6.60
18.0	61.0	11.5	7.00
16.0	59.0	10.5	7.10
14.0	58.0	10.0	7.50
12.0	57.0	9.5	7.90
10.0	57.0	9.5	8.80
8.0	57.0	9.5	9.40



MTTF Tables

These numbers were calculated based on accelerated life test information and thermal model analysis received from the fabricating foundry.

Backplate Temperature	Channel Temperature	Rth	MTTF Hours	FITs
55 deg Celsius	133.8 deg Celsius	35.0° C/W	3.35E+08	2.99E+00
75 deg Celsius	159.1 deg Celsius	37.4° C/W	2.45E+07	4.08E+01
95 deg Celsius	184.0 deg Celsius	39.5° C/W	2.50E+06	4.01E+02


Bias Conditions: Vd1=Vd2=Vd3a(or Vd3b)=Vd4a(or Vd4b)=4.5V
 Id1=35 mA, Id2=65 mA, Id3a/b=130 mA, Id4a/b=270 mA

Mimix Broadband, Inc., 10795 Rockley Rd., Houston, Texas 77099
 Tel: 281.988.4600 Fax: 281.988.4615 mimixbroadband.com


Page 5 of 7

35.0-43.0 GHz GaAs MMIC Power Amplifier

Device Schematic



Typical Application



Mimix Broadband MMIC-based 36.0-40.0 GHz Transmitter Block Diagram

(Changing LO and IF frequencies as required allows design to operate as high as 40 GHz)

35.0-43.0 GHz GaAs MMIC Power Amplifier

May 2005 - Rev 05-May-05

Handling and Assembly Information

CAUTION! - Mimix Broadband MMIC Products contain gallium arsenide (GaAs) which can be hazardous to the human body and the environment. For safety, observe the following procedures:

- *Do not ingest.*
- *Do not alter the form of this product into a gas, powder, or liquid through burning, crushing, or chemical processing as these by-products are dangerous to the human body if inhaled, ingested, or swallowed.*
- *Observe government laws and company regulations when discarding this product. This product must be discarded in accordance with methods specified by applicable hazardous waste procedures.*

Life Support Policy - Mimix Broadband's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President and General Counsel of Mimix Broadband. As used herein: (1) Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. (2) A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ESD - Gallium Arsenide (GaAs) devices are susceptible to electrostatic and mechanical damage. Die are supplied in antistatic containers, which should be opened in cleanroom conditions at an appropriately grounded anti-static workstation. Devices need careful handling using correctly designed collets, vacuum pickups or, with care, sharp tweezers.

Die Attachment - GaAs Products from Mimix Broadband are 0.100 mm (0.004") thick and have vias through to the backside to enable grounding to the circuit. Microstrip substrates should be brought as close to the die as possible. The mounting surface should be clean and flat. If using conductive epoxy, recommended epoxies are Ablestick 84-1LMI or 84-1LMI^T cured in a nitrogen atmosphere per manufacturer's cure schedule. Apply epoxy sparingly to avoid getting any on to the top surface of the die. An epoxy fillet should be visible around the total die periphery. If eutectic mounting is preferred, then a fluxless gold-tin (AuSn) preform, approximately 0.001² thick, placed between the die and the attachment surface should be used. A die bonder that utilizes a heated collet and provides scrubbing action to ensure total wetting to prevent void formation in a nitrogen atmosphere is recommended. The gold-tin eutectic (80% Au 20% Sn) has a melting point of approximately 280°C (Note: Gold Germanium should be avoided). The work station temperature should be 310°C ± 10°C. Exposure to these extreme temperatures should be kept to minimum. The collet should be heated, and the die pre-heated to avoid excessive thermal shock. Avoidance of air bridges and force impact are critical during placement.

Wire Bonding - Windows in the surface passivation above the bond pads are provided to allow wire bonding to the die's gold bond pads. The recommended wire bonding procedure uses 0.076 mm x 0.013 mm (0.003" x 0.0005") 99.99% pure gold ribbon with 0.5-2% elongation to minimize RF port bond inductance. Gold 0.025 mm (0.001") diameter wedge or ball bonds are acceptable for DC Bias connections. Aluminum wire should be avoided. Thermo-compression bonding is recommended though thermosonic bonding may be used providing the ultrasonic content of the bond is minimized. Bond force, time and ultrasonics are all critical parameters. Bonds should be made from the bond pads on the die to the package or substrate. All bonds should be as short as possible.