



2M x 8 Bits x 4 Banks Synchronous DRAM

FEATURES

- Single 3.3V power supply
- Fully Synchronous to positive Clock Edge
- Clock Frequency = 125, 100MHz
- SDRAM CAS# Latency = 2
- Burst Operation
 - Sequential or Interleave
 - Burst length = programmable 1,2,4,8 or full page
 - Burst Read and Write
 - Multiple Burst Read and Single Write
- DATA Mask Control
- Auto Refresh (CBR) and Self Refresh
 - 4096 refresh cycles across 64ms
- Automatic and Controlled Precharge Commands
- Suspend Mode and Power Down Mode
- Industrial Temperature Range


DESCRIPTION

The WED48S8030E is 67,108,864 bits of synchronous high data rate DRAM organized as 4 x 2,097,152 words x 8 bits. Synchronous design allows precise cycle control with the use of system clock, I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Available in a 54 pin TSOP type II package the WED48S8030E is tested over the industrial temp range (-40C to +85C) providing a solution for rugged main memory applications.

FIG. 1

Pin Configuration



Pin Description

A ₀₋₁₁	Address Inputs
BA ₀ , BA ₁	Bank Select Addresses
CE#	Chip Select
WE#	Write Enable
CK	Clock Input
CKE	Clock Enable
DQ ₀₋₇	Data Input/Output
DQM	Data Input/Output Mask
RAS#	Row Address Strobe
CAS#	Column Address Strobe
V _{CC}	Power (3.3V)
V _{CCQ}	Data Output Power
V _{SS}	Ground
V _{SSQ}	Data Output Ground
NC	No Connection



INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Symbol	Type	Signal	Polarity	Function
CK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CK signal when high and deactivates the CK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
CE#	Input	Pulse	Active Low	CE# disable or enable device operation by masking or enabling all inputs except CK, CKE and DQM.
RAS#, CAS# WE#	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS#, RAS#, and WE# define the operation to be executed by the SDRAM.
BA0,BA1	Input	Level	—	Selects which SDRAM bank is to be active.
A0-11, A10/AP	Input	Level	—	During a Bank Activate command cycle, A0-11 defines the row address (RA0-11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-7 defines the column address (CA0-7) when sampled at the rising clock edge. In addition to the row address, A10/AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If A10/AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10/AP is low, autoprecharge is disabled. During a Precharge command cycle, A10/AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If A10/AP is high, all banks will be precharged regardless of the state of BA0, BA1. If A10/AP is low, then BA0, BA1 is used to define which bank to precharge.
DQ0-15	Input/ Output	Level	—	Data Input/Output are multiplexed on the same pins
DQM	Input	Pulse	Mask Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the Write operation if DQM is high.
V _{CC} , V _{SS}	Supply			Power and ground for the input buffers and the core logic.
V _{CCQ} , V _{SSQ}	Supply			Isolated power and ground for the output buffers to improve noise immunity.

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units
Power Supply Voltage	V _{CC}	-1.0	+4.6	V
Input Voltage	V _{IN}	-1.0	+4.6	V
Output Voltage	V _{OUT}	-1.0	+4.6	V
Operating Temperature	T _{OPR}	-40	+85	°C
Storage Temperature	T _{STG}	-55	+125	°C
Power Dissipation	P _D	—	1.0	W
Short Circuit Output Current	I _{OS}	—	50	mA

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions

(Voltage Referenced to: V_{SS} = 0V, T_A = 40°C to +85°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Input High Voltage	V _{IH}	2.0	3.0	V _{CC} +0.3	V
Input Low Voltage	V _{IL}	-0.3	—	0.8	V
Output High Voltage (I _{OH} = -2mA)	V _{OH}	2.4	—	—	V
Output Low Voltage (I _{OL} = 2mA)	V _{OL}	—	—	0.4	V
Input Leakage Voltage	I _{IL}	-10	—	10	µA
Output Leakage Voltage	I _{OL}	-10	—	10	µA

Capacitance

(T_A = 25°C, f = 1MHz, V_{CC} = 3.3V to 3.6V)

Parameter	Symbol	Max	Unit
Input Capacitance	C _{I1}	4	pF
Input Capacitance (CK, CKE, RAS#, CAS#, WE#, CE#, DQM)	C _{I2}	4	pF
Input/Output Capacitance (DQ)	C _{OUT}	5	pF

**OPERATING CURRENT Characteristics**(V_{CC} = 3.3V, T_A = 40°C to +85°C)

Parameter	Symbol	Conditions	-8	-10	Units
Operating Current (One Bank Active) (1)	I _{CC1}	Burst Length = 1, t _{RC} ≥ t _{RC(min)}	100	95	mA
Operating Current (Burst Mode) (1)	I _{CC4}	Page Burst, 2 banks active, t _{CCD} = 2 clocks	160	130	mA
Precharge Standby Current in Power Down Mode	I _{CC2P}	CKE ≤ V _{IL(max)} , t _{CC} = 15ns	2	2	mA
	I _{CC2PS}	CKE, CK ≤ V _{IL(max)} , t _{CC} = ∞, Inputs Stable	2	2	mA
Precharge Standby Current in Non-Power Down Mode	I _{CC1N}	CKE = V _{IH} , t _{CC} = 15ns, Input Change every 30ns	20	20	mA
	I _{CC1NS}	CKE ≥ V _{IH(min)} , t _{CC} = ∞, No Input Change	10	10	mA
Precharge Standby Current in Power Down Mode	I _{CC3P}	CKE ≤ V _{IL(max)} , t _{CC} = 15ns	5	5	mA
	I _{CC3PS}	CKE ≤ V _{IL(max)} , t _{CC} = ∞	5	5	mA
Active Standby Current in Non-Power Down Mode (One Bank Active)	I _{CC3N}	CKE = V _{IH} , t _{CC} = 15ns, Input Change every 30ns	20	20	mA
	I _{CC3NS}	CKE ≥ V _{IH(min)} , t _{CC} = ∞, No Input Change	10	10	mA
Refresh Current (2)	I _{CC5}	t _{RC} ≥ t _{RC(min)}	190	175	mA
Self Refresh Current	I _{CC6}	CKE ≤ 0.2V	2	2	mA

NOTES:

1. Measured with outputs open.
2. Refresh period is 64ms.



AC CHARACTERISTICS

OPERATING AC PARAMETERS

(V_{CC} = 3.3V, T_A = -40°C to +85°C)

Parameter		Symbol	-8		-10		Units
			Min	Max	Min	Max	
Clock Cycle Time (1)	CAS Latency = 3	t _{CC}	7.5	1000	10	1000	ns
	CAS Latency = 2	t _{CC}	10	1000	10	1000	
Clock to valid Output delay (1,2)		t _{SAC}		5.4		6	ns
Output Data Hold Time (2)		t _{OH}	3		3		ns
Clock HIGH Pulse Width (3)		t _{CH}	2.5		3.5		ns
Clock LOW Pulse Width (3)		t _{CL}	2.5		3		ns
Input Setup Time (3)		t _{SS}	1.5		2		ns
Input Hold Time (3)		t _{SH}	0.8		1		ns
CK to Output Low-Z (2)		t _{SLZ}	1		1		ns
CK to Output High-Z		t _{SHZ}		5.4		6	ns
Row Active to Row Active Delay (4)		t _{R RD}	15		20		ns
RAS# to CAS# Delay (4)		t _{R CD}	20		20		ns
Row Precharge Time (4)		t _{RP}	20		20		ns
Row Active Time (4)		t _{RAS}	45	100,000	50	100,000	ns
Row Cycle Time - Operation (4)		t _{RC}	65		70		ns
Row Cycle Time - Auto Refresh (4,8)		t _{RFC}	65		70		ns
Last Data in to New Column Address Delay (5)		t _{CDL}	1		1		CK
Last Data in to Row Precharge (5)		t _{RDL}	1		1		CK
Last Data in to Burst Stop (5)		t _{BDL}	1		1		CK
Column Address to Column Address Delay (6)		t _{CCD}	1		1		CK
Number of Valid Output Data (7)	CAS Latency = 3		2		2		ea
	CAS Latency = 2		1		1		

NOTES:

- Parameters depend on programmed CAS# latency.
- If clock rise time is longer than 1ns, (t_{RISE}/2-0.5)ns should be added to the parameter.
- Assumed input rise and fall time = 1ns. If t_{RISE} & t_{FALL} are longer than 1ns, [(t_{RISE} + t_{FALL})/2]-1ns should be added to the parameter.
- The minimum number of clock cycles required is determined by dividing the minimum time required by the clock cycle time and then rounding up to the next higher integer.
- Minimum delay is required to complete write.
- All devices allow every cycle column address changes.
- In case of row precharge interrupt, auto precharge and read burst stop.
- A new command may be given t_{RFC} after self refresh exit.

REFRESH CYCLE PARAMETERS

Parameter	Symbol	-8		-10		Units	Notes
		Min	Max	Min	Max		
Refresh Period	t _{REF}	—	64	—	64	ms	1, 2
Self Refresh Exit Time	t _{SREX}	t _{RFC}	—	t _{RFC}	—	ns	3

NOTES:

- 4096 cycles.
- Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake-up" the device.
- The self refresh is exited by restarting the external clock and then asserting CKE high. This must be followed by NOPs for a minimum time of t_{RFC} before the SDRAM reaches idle state to begin normal operation.



COMMAND TRUTH TABLE

Function		CKE		CE#	RAS#	CAS#	WE#	DQM	BA	A10/AP A9-0	A12, A11,	Notes
		Previous Cycle	Current Cycle									
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE			
Refresh	Auto (CBR)	H	H	L	L	L	H	X	X	X	X	
	Entry Self Refresh	H	L	L	L	L	H	X	X	X	X	
Precharge	Single Bank Precharge	H	X	L	L	H	L	X	BA	L	X	2
	Precharge all Banks	H	X	L	L	H	L	X	X	H	X	
Bank Activate		H	X	L	L	H	H	X	BA	Row Address		2
Write	Auto Precharge Disable	H	X	L	H	L	L	X	BA	L	Column Address	2
	Auto Precharge Enable	H	X	L	H	L	L	X	BA	H		2
Read	Auto Precharge Disable	H	X	L	H	L	L	X	BA	L	Column Address	2
	Auto Precharge Enable	H	X	L	H	L	H	X	BA	H		2
Burst Termination		H	X	L	H	H	L	X	X	X	X	3
No Operation		H	X	L	H	H	H	X	X	X	X	
Device Deselect		H	X	H	X	X	X	X	X	X	X	
Clock Suspend/Standby Mode		L	X	X	X	X	X	X	X	X	X	4
Data	Write/Output Enable	H	X	X	X	X	X	L	X	X	X	5
	Mask/Output Disable	H	X	X	X	X	X	H	X	X	X	5
Power Down Mode	Entry	X	L	H	X	X	X	X	X	X	X	6
	Exit	X	H	H	X	X	X	X	X	X	X	6

(X = Don't Care, H = Logic High, L = Logic Low)

NOTES:

- All of the SDRAM operations are defined by states of CE#, WE#, RAS#, CAS#, and DQM at the positive rising edge of the clock.
- Bank Select (BA), if BA = 0 then bank A is selected, if BA = 1 then bank B is selected.
- During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS# latency.
- During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.
- The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).
- All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not perform any Refresh operations, therefore the device can't remain in this mode longer than the Refresh period (t_{REF}) of the device. One clock delay is required for mode entry and exit.




CLOCK ENABLE (CKE₀) TRUTH TABLE

Current State	CKE		Command						Action	Notes
	Previous Cycle	Current Cycle	CE#	RAS#	CAS#	WE#	BA0-1	A0-11		
Self Refresh	H	X	X	X	X	X	X	X	INVALID	1
	L	H	H	X	X	X	X	X	Exit Self Refresh with Device Deselect	2
	L	H	L	H	H	H	X	X	Exit Self Refresh with No Operation	2
	L	H	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	H	L	X	X	X	ILLEGAL	2
	L	H	L	L	X	X	X	X	ILLEGAL	2
	L	L	X	X	X	X	X	X	Maintain Self Refresh	
Power Down	H	X	X	X	X	X	X	X	INVALID	1
	L	H	H	X	X	X	X	X	Power Down Mode exit, all banks idle	2
	L	H	L	X	X	X	X	X	ILLEGAL	2
	H	X	L	H	L	L	X		Maintain Power Down Mode	2
All Banks Idle	H	H	H	X	X	X			Refer to the Idle State section of the Current State Truth Table	
	H	H	L	H	X	X				3
	H	H	L	L	H	X				
	H	H	L	L	L	H	X	X	CBR Refresh	
	H	H	L	L	L	L	OP Code		Mode Register Set	4
	H	L	H	X	X	X			Refer to the Idle State section of the Current State Truth Table	
	H	L	L	H	X	X				3
	H	L	L	L	H	X				
	H	L	L	L	L	H	X	X	Entry Self Refresh	4
	H	H	L	L	L	L	OP Code		Mode Register Set	
	L	X	X	X	X	X	X	X	Power Down	4
Any State other than listed above	H	H	X	X	X	X	X	X	Refer to the Operations in the Current State Truth Table	
	H	L	X	X	X	X	X	X	Begin Clock Suspend next cycle	5
	L	H	X	X	X	X	X	X	Exit Clock Suspend next cycle	
	L	L	X	X	X	X	X	X	Maintain Clock Suspend	

- NOTES:
- For the given Current State CKE must be low in the previous cycle.
 - When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (t_{CKS}) must be satisfied before any command other than Exit is issued.
 - The address inputs (A11-0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information.
 - The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.
 - Must be a legal command as defined in the Current State Truth Table.



MODE REGISTER SET TABLE





CURRENT STATE TRUTH TABLE

Current State	Command							Action	Notes
	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0	Description		
Idle	L	L	L	L		OP Code	Mode Register Set	Set the Mode Register	2
	L	L	L	H	X	X	Auto orSelf Refresh	Start Auto orSelf Refresh	2,3
	L	L	H	L	X	X	Precharge	No Operation	
	L	L	H	H	BA	Row Address	Bank Activate	Activate the specified bank and row	
	L	H	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4
	L	H	L	H	BA	Column	Read w/o Precharge	ILLEGAL	2
	L	H	H	L	X	X	Burst Termination	No Operation	2
	L	H	H	H	X	X	No Operation	No Operation	
	H	X	X	X	X	X	Device Deselect	No Operation or Power Down	5
Row Active	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	Precharge	6
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	2
	L	H	L	L	BA	Column	Write Start	Write; Determine if Auto Precharge	7,8
	L	H	L	H	BA	Column	Read Start	Read; Determine if Auto Precharge	7,8
	L	H	H	L	X	X	Burst Termination	No Operation	
	L	H	H	H	X	X	No Operation	No Operation	
Read	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	Terminate Burst; Start the Precharge	
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BA	Column	Write	Terminate Burst; Start the Write cycle	8,9
	L	H	L	H	BA	Column	Read	Terminate Burst; Start a new Read cycle	8,9
	L	H	H	L	X	X	Burst Termination	Terminate the Burst	
	L	H	H	H	X	X	No Operation	Continue the Burst	
Write	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	Terminate Burst; Start the Precharge	
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BA	Column	Write	Terminate Burst; Start a new Write cycle	8,9
	L	H	L	H	BA	Column	Read	Terminate Burst; Start the Read cycle	8,9
	L	H	H	L	X	X	Burst Termination	Terminate the Burst	
	L	H	H	H	X	X	No Operation	Continue the Burst	
Read with Auto Precharge	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	4
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BA	Column	Write	ILLEGAL	
	L	H	L	H	BA	Column	Read	ILLEGAL	
	L	H	H	L	X	X	Burst Termination	ILLEGAL	
	L	H	H	H	X	X	No Operation	Continue the Burst	
	H	X	X	X	X	X	Device Deselect	Continue the Burst	
	H	X	X	X	X	X	Device Deselect	Continue the Burst	

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

February, 2002



CURRENT STATE TRUTH TABLE (cont.)

Current State	Command							Action	Notes
	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0	Description		
Write with Auto Precharge	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	4
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BA	Column	Write	ILLEGAL	
	L	H	L	H	BA	Column	Read	ILLEGAL	
	L	H	H	L	X	X	Burst Termination	ILLEGAL	
	L	H	H	H	X	X	No Operation	Continue the Burst	
	H	X	X	X	X	X	Device Deselect	Continue the Burst	
Precharging	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	No Operation; Bank(s) idle after tRP	
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4
	L	H	L	H	BA	Column	Read w/o Precharge	ILLEGAL	4
	L	H	H	L	X	X	Burst Termination	No Operation; Bank(s) idle after tRP	
	L	H	H	H	X	X	No Operation	No Operation; Bank(s) idle after tRP	
	H	X	X	X	X	X	Device Deselect	No Operation; Bank(s) idle after tRP	
Row Activating	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	4
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4,10
	L	H	L	L	BA	Column	Write	ILLEGAL	4
	L	H	L	H	BA	Column	Read	ILLEGAL	4
	L	H	H	L	X	X	Burst Termination	No Operation; Row active after tRCD	
	L	H	H	H	X	X	No Operation	No Operation; Row active after tRCD	
	H	X	X	X	X	X	Device Deselect	No Operation; Row active after tRCD	
Write Recovering	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	4
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	9
	L	H	L	H	BA	Column	Read	Start Read; Determine if Auto Precharge	9
	L	H	H	L	X	X	Burst Termination	No Operation; Row active after tDPL	
	L	H	H	H	X	X	No Operation	No Operation; Row active after tDPL	
	H	X	X	X	X	X	Device Deselect	No Operation; Row active after tDPL	
Write Recovering with Auto Precharge	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	4
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4
	L	H	L	L	BA	Column	Write	ILLEGAL	4,9
	L	H	L	H	BA	Column	Read	ILLEGAL	4,9
	L	H	H	L	X	X	Burst Termination	No Operation; Precharge after tDPL	
	L	H	H	H	X	X	No Operation	No Operation; Precharge after tDPL	
	H	X	X	X	X	X	Device Deselect	No Operation; Precharge after tDPL	

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

February, 2002




CURRENT STATE TRUTH TABLE (cont.)

Current State	Command							Action	Notes
	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0	Description		
Refreshing	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	
	L	H	L	L	BA	Column	Write	ILLEGAL	
	L	H	L	H	BA	Column	Read	ILLEGAL	
	L	H	H	L	X	X	Burst Termination	No Operation; Idle after t_{RC}	
	L	H	H	H	X	X	No Operation	No Operation; Idle after t_{RC}	
Mode Register Accessing	H	X	X	X	X	X	Device Deselect	No Operation; Idle after t_{RC}	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	H	L	X	X	Precharge	ILLEGAL	
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	
	L	H	L	L	BA	Column	Write	ILLEGAL	
	L	H	L	H	BA	Column	Read	ILLEGAL	
	L	H	H	L	X	X	Burst Termination	ILLEGAL	
	L	H	H	H	X	X	No Operation	No Operation; Idle after two clock cycles	
	H	X	X	X	X	X	Device Deselect	No Operation; Idle after two clock cycles	

NOTES:

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the command is being applied to.
2. Both Banks must be idle otherwise it is an illegal action.
3. If CKE is active (high) the SDRAM starts the Auto (CBR) Refresh operation, if CKE is inactive (low) then the Self Refresh mode is entered.
4. The Current State refers only refers to one of the banks, if BA selects this bank then the action is illegal. If BA selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low) then the Power Down mode is entered, otherwise there is a No Operation.
6. The minimum and maximum Active time ($t_{RAS#}$) must be satisfied.
7. The RAS# to CAS# Delay (t_{RCD}) must occur before the command is given.
8. Address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (t_{RBD}) is not satisfied.

**FIG. 2 SINGLE BIT READ-WRITE CYCLE (SAME PAGE) @CAS# LATENCY=3, BURST LENGTH=1****NOTES:**

1. All input except CKE & DQM can be don't care when CE# is high at the CK high going edge.
2. Bank active & read/write are controlled by BA0~BA1.
4. A10/AP and BA0-BA1 control bank precharge when precharge command is asserted.

BA0	BA1	Active & Read/Write
0	0	Bank A
0	1	Bank B
1	0	Bank C
1	1	Bank D

A10/AP	BA0	BA1	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	x	x	All Banks

3. Enable and disable auto precharge function are controlled by A10/AP in read/ write command.

A10/AP	BA0	BA1	Operation
0	0	0	Distribute auto precharge, leave bank A active at end of burst
	0	1	Disable auto precharge, leave bank B active at end of burst
	1	0	Disable auto precharge, leave bank C active at end of burst
	1	1	Disable auto precharge, leave bank D active at end of burst
1	0	0	Enable auto precharge, precharge bank A at end of burst
	0	1	Enable auto precharge, precharge bank B at end of burst
	1	0	Enable auto precharge, precharge bank C at end of burst
	1	1	Enable auto precharge, precharge bank D at end of burst



FIG. 3 POWER UP SEQUENCE







FIG. 4 READ & WRITE CYCLE AT SAME BANK @BURST LENGTH=4




NOTES:

1. Minimum row cycle times are required to complete internal DRAM operation.
2. Row precharge can interrupt burst on any cycle. (CAS# Latency - 1) number of valid output data is available after Row precharge. Last valid output will be Hi-Z (t_{SHZ}) after the clock.
3. Access time from Row active command. $t_{CC} * (t_{rCD} + \text{CAS\# latency} - 1) + t_{sAC}$.
4. Output will be Hi-Z after the end of burst (1, 2, 4, 8 & full page bit burst).




FIG. 5 PAGE READ & WRITE CYCLE AT SAME BANK @ BURST LENGTH=4




NOTES:

1. To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus contention.
2. Row precharge will interrupt writing. Last data input, t_{rDL} before Row precharge, will be written.
3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.


**FIG. 6 PAGE READ CYCLE AT DIFFERENT BANK @ BURST LENGTH=4**

NOTES:


1. CE# can be don't cared when RAS#, CAS# and WE# are high at the clock high going edge.
2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

**FIG. 7 PAGE WRITE CYCLE AT DIFFERENT BANK @ BURST LENGTH=4****NOTES:**


1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.

**FIG. 8 READ & WRITE CYCLE AT DIFFERENT BANK @ BURST LENGTH=4****NOTE:**

1. t_{CDL} should be met to complete write.

**FIG. 9 READ & WRITE CYCLE WITH AUTO PRECHARGE @ BURST LENGTH=4****NOTE:**

1. t_{CDL} should be controlled to meet minimum t_{RAS} before internal precharge start. (in the case of Burst Length=1 & 2 and BRSW mode)

**FIG. 10 CLOCK SUSPENSION & DQM OPERATION CYCLE @ CAS# LATENCY=2, BURST LENGTH=4****NOTE:**

1. DQM is needed to prevent bus contention.



The diagram shows the timing of various signals over 20 clock cycles. The signals are: CLOCK, CKE, CE#, RAS#, CAS#, ADDR, BA, A10/AP, CL=2, DQ, CL=3, WE#, and DQM. The operations are: Row Active (A-Bank), Read (A-Bank), Burst Stop, Read (A-Bank), and Precharge (A-Bank). The data on the DQ bus is shown for CL=2 and CL=3. A legend indicates that hatched areas represent 'DONT CARE'.

1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
2. About the valid DQs after burst stop, it is same as the case of RAS# interrupt.
Both cases are illustrated in above timing diagram. See the label 1, 2.
But at burst write, Burst stop and RAS# interrupt should be compared carefully.
Refer to the timing diagram of "Full page write burst stop cycle."
3. Burst stop is valid at every burst length.



The diagram illustrates the timing of a memory burst operation. The signals shown are:

- CLOCK**: A periodic clock signal.
- CKE**: A signal that is HIGH throughout the operation.
- CE#**: A chip enable signal that is active (low) during the burst.
- RAS#**: A row address strobe signal that is active (low) during the burst.
- CAS#**: A column address strobe signal that is active (low) during the burst.
- ADDR**: The address bus, showing **RAa** (Row Address), **CAa** (Column Address), and **CAb** (Column Address).
- BA**: The bank address signal.
- A10/AP**: The address bus, showing **RAa** (Row Address).
- DQ**: The data bus, showing data words **DAa0** through **DAa4** and **DAb0** through **DAb5**. A **tbDL** (data latency) is indicated between the last data word of the first burst and the first data word of the second burst.
- WE#**: The write enable signal, which is active (low) during the burst.
- DQM**: The data mask signal, which is active (low) during the burst.


Annotations and timing parameters:

- Row Active (A-Bank)**: Indicated by an arrow pointing to the start of the first burst.
- Write (A-Bank)**: Indicated by an arrow pointing to the start of the first burst.
- Burst Stop**: Indicated by an arrow pointing to the end of the first burst.
- Write (A-Bank)**: Indicated by an arrow pointing to the start of the second burst.
- Precharge (A-Bank)**: Indicated by an arrow pointing to the end of the second burst.
- tbDL**: Data latency between the last data word of the first burst and the first data word of the second burst.
- trDL**: Data latency between the last data word of the second burst and the first data word of the third burst.
- Note 2**: A note indicating that the data words **DAa0** through **DAa4** are **DONT CARE** (hatched box).

1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
2. Data-in at the cycle of interrupted by precharge cannot be written into the corresponding memory cell. It is defined by AC parameter of t_{BDL} . DQM at write interrupted by precharge command is needed to prevent invalid write. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
3. Burst stop is valid at every burst length.



FIG. 13 BURST READ SINGLE BIT WRITE CYCLE @ BURST LENGTH=2




NOTES:

1. BRSW mode is enabled by setting As "High" at MRS (Mode Register Set). At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.
2. When BRSW write command with auto precharge is executed, keep it in mind that t_{RAS} should not be violated. Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command, the next cycle starts the precharge.




FIG. 14 ACTIVE/PRECHARGE POWER DOWN MODE @ CAS# LATENCY=2, BURST LENGTH=4



NOTES:

1. Both banks should be in idle state prior to entering precharge power down mode.
2. CKE should be set high at least 1 CK + t_{ss} prior to Row active command.
3. Cannot violate minimum refresh specification (64ms).

**FIG. 15 SELF REFRESH ENTRY & EXIT CYCLE****NOTES:****TO ENTER SELF REFRESH MODE**

1. CE#, RAS# & CAS# with CKE should be low at the same clock cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
3. The device remains in self refresh mode as long as CKE stays "Low." Once the device enters self refresh mode, minimum t_{RAS} is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

4. System clock restart and be stable before returning CKE high.
5. CE# starts from high.
6. Minimum t_{RFC} is required after CKE going high to complete self refresh exit.
7. 4K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.



FIG. 16 MODE REGISTER SET CYCLE





FIG. 17 AUTO REFRESH CYCLE




DONT CARE

NOTES:

Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE

1. CE#, RAS#, CAS#, & WE# activation at the same clock cycle with address key will set internal mode register.
2. Minimum 2 clock cycles should be met before new RAS# activation.
3. Please refer to Mode Register Set table.

**PACKAGE DIMENSION: 54 PIN TSOP II**

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTES:

- Dimension does not include 0.006 inch Flash each side.
- Dimension does not include 0.010 inch Flash each side.

ORDERING INFORMATION

Part Number	Organization	Operating Frequency	Package
WED48S8030E8SI	2Mx8bitsx4banks	125MHz	54 TSOP II
WED48S8030E10SI	2Mx8bitsx4banks	100MHz	54 TSOP II

NOTE: This product does not include the prefix "WED" for part marking due to package size constraints.