



# 1GB – 128Mx72 DDR SDRAM UNBUFFERED ECC w/PLL

## FEATURES

- Double-data-rate architecture
- DDR200, DDR266, DDR333 and DDR400
  - JEDEC design specification
- Bi-directional data strobes (DQS)
- Differential clock inputs (CK & CK#)
- Programmable Read Latency 2,2.5 (clock)
- Programmable Burst Length (2,4,8)
- Programmable Burst type (sequential & interleave)
- Edge aligned data output, center aligned data input
- Auto and self refresh
- Serial presence detect
- Power supply:
  - $V_{CC} = V_{CCQ} = +2.5V \pm 0.2V$  (100, 133 and 166MHz)
  - $V_{CC} = V_{CCQ} = +2.6V \pm 0.1V$  (200MHz)
- JEDEC standard 184 pin DIMM package
  - Package height options:
    - JD3: 30.48 mm (1.20")
    - AJD3: 28.70 mm (1.13")

## DESCRIPTION

The W3EG128M72ETSU is a 128Mx72 Double Data Rate SDRAM memory module based on 1Gb DDR SDRAM components. The module consists of nine 128Mx8 DDR SDRAMs in 66 pin TSOP packages mounted on a 184 pin FR4 substrate.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

\* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

NOTE: Consult factory for availability of:

- Lead-free products
- Vendor source control option
- Industrial temperature option

## OPERATING FREQUENCIES

	DDR400@CL=3	DDR333@CL=2.5	DDR266@CL=2	DDR266@CL=2.5	DDR200@CL=2
Clock Speed	200MHz	166MHz	133MHz	133MHz	100MHz
CL-tRCD-tRP	3-3-3	2.5-3-3	2-2-2	2.5-3-3	2-2-2



### PIN CONFIGURATION


PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	VREF	47	DQS8	93	Vss	139	Vss
2	DQ0	48	A0	94	DQ4	140	DQS17
3	Vss	49	CB2	95	DQ5	141	A10
4	DQ1	50	Vss	96	Vccq	142	CB6
5	DQS0	51	CB3	97	DQS9	143	Vccq
6	DQ2	52	BA1	98	DQ6	144	CB7
7	Vcc	53	DQ32	99	DQ7	145	Vss
8	DQ3	54	Vccq	100	Vss	146	DQ36
9	NC	55	DQ33	101	NC	147	DQ37
10	RESET#	56	DQS4	102	NC	148	Vcc
11	Vss	57	DQ34	103	NC	149	DQS13
12	DQ8	58	Vss	104	Vccq	150	DQ38
13	DQ9	59	BA0	105	DQ12	151	DQ39
14	DQS1	60	DQ35	106	DQ13	152	Vss
15	Vccq	61	DQ40	107	DQS10	153	DQ44
16	NC	62	Vccq	108	Vcc	154	RAS#
17	NC	63	WE#	109	DQ14	155	DQ45
18	Vss	64	DQ41	110	DQ15	156	Vccq
19	DQ10	65	CAS#	111	CKE1	157	CS0#
20	DQ11	66	Vss	112	Vccq	158	CS1#
21	CKE0	67	DQS5	113	NC	159	DQS14
22	Vccq	68	DQ42	114	DQ20	160	Vss
23	DQ16	69	DQ43	115	A12	161	DQ46
24	DQ17	70	Vcc	116	Vss	162	DQ47
25	DQS2	71	NC	117	DQ21	163	NC
26	Vss	72	DQ48	118	A11	164	Vccq
27	A9	73	DQ49	119	DQS11	165	DQ52
28	DQ18	74	Vss	120	Vcc	166	DQ53
29	A7	75	NC	121	DQ22	167	NC
30	Vccq	76	NC	122	A8	168	Vcc
31	DQ19	77	Vccq	123	DQ23	169	DQS15
32	A5	78	DQS6	124	Vss	170	DQ54
33	DQ24	79	DQ50	125	A6	171	DQ55
34	Vss	80	DQ51	126	DQ28	172	Vccq
35	DQ25	81	Vss	127	DQ29	173	NC
36	DQS3	82	Vccid	128	Vccq	174	DQ60
37	A4	83	DQ56	129	DQS12	175	DQ61
38	Vcc	84	DQ57	130	A3	176	Vss
39	DQ26	85	Vcc	131	DQ30	177	DQS16
40	DQ27	86	DQS7	132	Vss	178	DQ62
41	A2	87	DQ58	133	DQ31	179	DQ63
42	Vss	88	DQ59	134	CB4	180	VccQ
43	A1	89	Vss	135	CB5	181	SA0
44	CB0	90	NC	136	Vccq	182	SA1
45	CB1	91	SDA	137	CK0	183	SA2
46	Vcc	92	SCL	138	CK0#	184	VCCSPD


### PIN NAMES

A0-A12	Address input (Multiplexed)
BA0-BA1	Bank Select Address
DQ0-DQ63	Data Input/Output
CB0-CB7	Check bits
DQS0-DQS17	Data Strobe Input/Output
CK0	Clock Input
CK0#	Clock input
CKE0, CKE1	Clock Enable input
CS0#, CS1#	Chip Select Input
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
Vcc	Power Supply
Vccq	Power Supply for DQS
Vss	Ground
VREF	Power Supply for Reference
VCCSPD	Serial EEPROM Power Supply
SDA	Serial data I/O
SCL	Serial clock
SA0-SA2	Address in EEPROM
VCCID	Vcc Identification Flag
NC	No Connect
RESET#	Reset Enable



### FUNCTIONAL BLOCK DIAGRAM





### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Units
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 ~ 3.6	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	V <sub>CC</sub> , V <sub>CCQ</sub>	-1.0 ~ 3.6	V
Storage Temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power Dissipation	P <sub>D</sub>	9	W
Short Circuit Current	I <sub>OS</sub>	50	mA

Note:

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

### DC CHARACTERISTICS


0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 2.5V ± 0.2V (100, 133 and 166MHz), V<sub>CCQ</sub> = 2.6V ± 0.1V (200MHz)

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	2.3	2.7	V
Supply Voltage	V <sub>CCQ</sub>	2.3	2.7	V
Reference Voltage	V <sub>REF</sub>	1.15	1.35	V
Termination Voltage	V <sub>TT</sub>	1.15	1.35	V
Input High Voltage	V <sub>IH</sub>	V <sub>REF</sub> + 0.15	V <sub>CCQ</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.3	V <sub>REF</sub> - 0.15	V
Output High Voltage	V <sub>OH</sub>	V <sub>TT</sub> + 0.76	—	V
Output Low Voltage	V <sub>OL</sub>	—	V <sub>TT</sub> - 0.76	V

### CAPACITANCE

T<sub>A</sub> = 25°C, f = 1MHz, V<sub>CC</sub> = 2.5V ± 0.2V (100, 133 and 166MHz), V<sub>CCQ</sub> = 2.6V ± 0.1V (200MHz)


Parameter	Symbol	Max	Unit
Input Capacitance (A0-A12)	C <sub>IN1</sub>	29	pF
Input Capacitance (RAS#,CAS#,WE#)	C <sub>IN2</sub>	29	pF
Input Capacitance (CKE0,CKE1)	C <sub>IN3</sub>	29	pF
Input Capacitance (CK0,CK0#)	C <sub>IN4</sub>	5.5	pF
Input Capacitance (CS0#,CS1#)	C <sub>IN5</sub>	29	pF
Input Capacitance (DQM0-DQM8)	C <sub>IN6</sub>	8	pF
Input Capacitance (BA0-BA1)	C <sub>IN7</sub>	29	pF
Data input/output Capacitance (DQ0-DQ63)(DQS)	C <sub>OUT</sub>	8	pF
Data input/output Capacitance (CB0-CB7)	C <sub>OUT</sub>	8	pF



### I<sub>DD</sub> SPECIFICATIONS AND TEST CONDITIONS

0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = V<sub>CCQ</sub> = 2.5V ± 0.2V (100, 133, 166MHz), V<sub>CC</sub> = V<sub>CCQ</sub> = +2.6V ± 0.1V (200MHz)

Parameter	Symbol	Conditions	DDR400@ CL=3	DDR333@ CL=2.5	DDR266@ CL=2, 2.5	DDR200@ CL=2	Units
			Max	Max	Max	Max	
Operating Current	I <sub>DD0</sub>	One device bank; Active - Precharge; (MIN); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two cycles. T <sub>RC</sub> =T <sub>RC</sub> (MIN); T <sub>CK</sub> =T <sub>CK</sub>	TBD	TBD	TBD	TBD	mA
Operating Current	I <sub>DD1</sub>	One device bank; Active-Read-Precharge; Burst = 2; T <sub>RC</sub> =T <sub>RC</sub> (MIN); T <sub>CK</sub> =T <sub>CK</sub> (MIN); I <sub>OUT</sub> = 0mA; Address and control inputs changing once per clock cycle.	TBD	TBD	TBD	TBD	mA
Precharge Power-Down Standby Current	I <sub>DD2P</sub>	All device banks idle; Power-down mode; T <sub>CK</sub> =T <sub>CK</sub> (MIN); CKE=(low)	TBD	TBD	TBD	TBD	mA
Idle Standby Current	I <sub>DD2F</sub>	CS# = High; All device banks idle; T <sub>CK</sub> =T <sub>CK</sub> (MIN); CKE = high; Address and other control inputs changing once per clock cycle. V <sub>IN</sub> = V <sub>REF</sub> for DQ, DQS and DM.	TBD	TBD	TBD	TBD	mA
Active Power-Down Standby Current	I <sub>DD3P</sub>	One device bank active; Power-down mode; T <sub>CK</sub> (MIN); CKE=(low)	TBD	TBD	TBD	TBD	mA
Active Standby Current	I <sub>DD3N</sub>	CS# = High; CKE = High; One device bank; Active-Precharge; T <sub>RC</sub> =T <sub>RAS</sub> (MAX); T <sub>CK</sub> =T <sub>CK</sub> (MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle.	TBD	TBD	TBD	TBD	mA
Operating Current	I <sub>DD4R</sub>	Burst = 2; Reads; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; T <sub>CK</sub> =T <sub>CK</sub> (MIN); I <sub>OUT</sub> = 0mA.	TBD	TBD	TBD	TBD	mA
Operating Current	I <sub>DD4W</sub>	Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; T <sub>CK</sub> =T <sub>CK</sub> (MIN); DQ,DM and DQS inputs changing twice per clock cycle.	TBD	TBD	TBD	TBD	mA
Auto Refresh Current	I <sub>DD5</sub>	T <sub>RC</sub> =T <sub>RC</sub> (MIN)	TBD	TBD	TBD	TBD	mA
Self Refresh Current	I <sub>DD6</sub>	CKE ≤ 0.2V	TBD	TBD	TBD	TBD	mA
Operating Current	I <sub>DD7A</sub>	Four bank interleaving Reads (BL=4) with auto precharge with T <sub>RC</sub> =T <sub>RC</sub> (MIN); T <sub>CK</sub> =T <sub>CK</sub> (MIN); Address and control inputs change only during Active Read or Write commands	TBD	TBD	TBD	TBD	mA



## DETAILED TEST CONDITIONS FOR DDR SDRAM I<sub>DD1</sub> & I<sub>DD7A</sub>

### I<sub>DD1</sub> : OPERATING CURRENT : ONE BANK

1. Typical Case :  $V_{CC}=2.5V$ ,  $T=25^{\circ}C$
2. Worst Case :  $V_{CC}=2.7V$ ,  $T=10^{\circ}C$
3. Only one bank is accessed with  $t_{RC}$  (min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle.  $I_{OUT} = 0mA$
4. Timing Patterns :
  - DDR200 (100 MHz, CL=2) :  $t_{CK}=10ns$ , CL2, BL=4,  $t_{RCD}=2*t_{CK}$ ,  $t_{RAS}=5*t_{CK}$   
Read : A0 N R0 N N P0 N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
  - DDR266 (133MHz, CL=2.5) :  $t_{CK}=7.5ns$ , CL=2.5, BL=4,  $t_{RCD}=3*t_{CK}$ ,  $t_{RC}=9*t_{CK}$ ,  $t_{RAS}=5*t_{CK}$   
Read : A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
  - DDR266 (133MHz, CL=2) :  $t_{CK}=7.5ns$ , CL=2, BL=4,  $t_{RCD}=3*t_{CK}$ ,  $t_{RC}=9*t_{CK}$ ,  $t_{RAS}=5*t_{CK}$   
Read : A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
  - DDR333 (166MHz, CL=2.5) :  $t_{CK}=6ns$ , BL=4,  $t_{RCD}=10*t_{CK}$ ,  $t_{RAS}=7*t_{CK}$   
Read : A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
  - DDR400 (200MHz, CL=3) :  $t_{CK}=5ns$ , BL=4,  $t_{RCD}=15*t_{CK}$ ,  $t_{RAS}=7*t_{CK}$   
Read : A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst


### I<sub>DD7A</sub> : OPERATING CURRENT : FOUR BANKS

1. Typical Case :  $V_{CC}=2.5V$ ,  $T=25^{\circ}C$
2. Worst Case :  $V_{CC}=2.7V$ ,  $T=10^{\circ}C$
3. Four banks are being interleaved with  $t_{RC}$  (min), Burst Mode, Address and Control inputs on NOP edge are not changing.  $I_{OUT}=0mA$
4. Timing Patterns :
  - DDR200 (100 MHz, CL=2) :  $t_{CK}=10ns$ , CL2, BL=4,  $t_{RRD}=2*t_{CK}$ ,  $t_{RCD}=3*t_{CK}$ , Read with Autoprecharge  
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
  - DDR266 (133MHz, CL=2.5) :  $t_{CK}=7.5ns$ , CL=2.5, BL=4,  $t_{RRD}=3*t_{CK}$ ,  $t_{RCD}=3*t_{CK}$   
Read with Autoprecharge  
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
  - DDR266 (133MHz, CL=2) :  $t_{CK}=7.5ns$ , CL2=2, BL=4,  $t_{RRD}=2*t_{CK}$ ,  $t_{RCD}=2*t_{CK}$   
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
  - DDR333 (166MHz, CL=2.5) :  $t_{CK}=6ns$ , BL=4,  $t_{RRD}=3*t_{CK}$ ,  $t_{RCD}=3*t_{CK}$ , Read with Autoprecharge  
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
  - DDR400 (200MHz, CL=3) :  $t_{CK}=5ns$ , BL=4,  $t_{RRD}=10*t_{CK}$ ,  $t_{RCD}=15*t_{CK}$ , Read with Autoprecharge  
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst

Legend : A = Activate, R = Read, W = Write, P = Precharge, N = NOP

A (0-3) = Activate Bank 0-3

R (0-3) = Read Bank 0-3



DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

DDR400:  $V_{CC} = V_{CCQ} = +2.6V \pm 0.1V$

AC CHARACTERISTICS		403		335		262		265		202				
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES	
Access window of DQs from CK/CK#	t <sub>AC</sub>	-0.7	+0.7	-0.7	+0.7	-0.75	+0.75	-0.75	0.75	-0.8	0.8	ns		
CK high-level width	t <sub>CH</sub>	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>	25	
CK low-level width	t <sub>CL</sub>	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>	25	
Clock cycle time	CL = 3	t <sub>CK(3)</sub>	5	7.5	6	13	7.5	13	7.5	13	8	13	ns	38, 43
	CL = 2.5	t <sub>CK(2.5)</sub>	6	13	7.5	13	7.5	13	7.5/10	13	10	13	ns	38, 43
	CL = 2	t <sub>CK(2)</sub>	7.5	13									ns	37, 42
DQ and DM input hold time relative to DQS	t <sub>DH</sub>	0.4		0.45		0.5			0.6			ns	22, 26	
DQ and DM input setup time relative to DQS	t <sub>DS</sub>	0.4		0.45		0.5			0.6			ns	22, 26	
DQ and DM input pulse width (for each input)	t <sub>DIPW</sub>	1.75		1.75		1.75			2			ns	26	
Access window of DQS from CK/CK#	t <sub>DQACK</sub>	-0.6	+0.6	-0.60	+0.60	-0.75	+0.75	+0.75	-0.8	+0.8		ns		
DQS input high pulse width	t <sub>DQSH</sub>	0.35		0.35		0.35			0.35			t <sub>CK</sub>		
DQS input low pulse width	t <sub>DQSL</sub>	0.35		0.35		0.35			0.35			t <sub>CK</sub>		
DQS-DQ skew, DQS to last DQ valid, per group, per access	t <sub>DQSQ</sub>		0.40		0.45		0.5		0.5		0.6	ns	22	
Write command to first DQS latching transition	t <sub>DQSS</sub>	0.72	1.28	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	t <sub>CK</sub>		
DQS falling edge to CK rising - setup time	t <sub>DSS</sub>	0.2		0.2		0.2		0.2		0.2		t <sub>CK</sub>		
DQS falling edge from CK rising - hold time	t <sub>DSH</sub>	0.2		0.2		0.2		0.2		0.2		t <sub>CK</sub>		
Half clock period	t <sub>HP</sub>		t <sub>CH,tCL</sub>		t <sub>CH,tCL</sub>		t <sub>CH,tCL</sub>		t <sub>CH,tCL</sub>		t <sub>CH,tCL</sub>	ns	29	
Data-out high-impedance window from CK/CK#	t <sub>HZ</sub>		+0.70		+0.70		+0.75		+0.75		+0.8	ns	16, 36	
Data-out low-impedance window from CK/CK#	t <sub>LZ</sub>	-0.70		-0.70		-0.75		-0.75		-0.8		ns	16, 36	
Address and control input hold time (1 V/ns)	t <sub>HF</sub>	0.6		0.75		0.90		0.90	1.1	ns	12	ns	12	
Address and control input setup time (1 V/ns)	t <sub>SF</sub>	0.6		0.75		0.90		0.90		1.1		ns	12	
Address and control input hold time (0.5 V/ns)	t <sub>HS</sub>	0.6		0.80		1		1		1.1		ns	12	
Address and control input setup time (0.5 V/ns)	t <sub>SS</sub>	0.6		0.80		1		1		1.1		ns	12	
Address and Control input pulse width (for each input)	t <sub>PW</sub>	2.20		2.2		2.2		2.2		2.2		ns		
LOAD MODE REGISTER command cycle time	t <sub>MRD</sub>	2		12		15		15		16		ns		
DQ-DQS hold, DQS to first DQ to go non-valid, per access	t <sub>DH</sub>	t <sub>HP</sub> - t <sub>QHS</sub>		t <sub>HP</sub> - t <sub>QHS</sub>		t <sub>HP</sub> - t <sub>QHS</sub>		t <sub>HP</sub> - t <sub>QHS</sub>		t <sub>HP</sub> - t <sub>QHS</sub>		ns	22	
Data hold skew factor	t <sub>QHS</sub>		0.50		0.60		0.75		0.75		1	ns		
ACTIVE to PRECHARGE command	t <sub>RAS</sub>	40	70,000	42	70,000	40	120,000	40	120,000	40	120,000	ns	30	
ACTIVE to READ with Auto precharge command	t <sub>RAP</sub>	15		15		15		20		20		ns		
ACTIVE to ACTIVE/AUTO REFRESH command period	t <sub>RC</sub>	55		60		60		65		70		ns		
AUTO REFRESH command period	t <sub>RFC</sub>	70		72		75		72		75		ns	41	
ACTIVE to READ or WRITE delay	t <sub>RCD</sub>	15		15		15		20		20		ns		
PRECHARGE command period	t <sub>RP</sub>	15		15		15		20		20		ns		
DQS read preamble	t <sub>RPRE</sub>	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CK</sub>	36	
DQS read postamble	t <sub>RPST</sub>	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK</sub>	36	
ACTIVE bank a to ACTIVE bank b command	t <sub>RRD</sub>	10		12		15		15		15		ns		
DQS write preamble	t <sub>WPRES</sub>	0.25		0.25		0.25		0.25		0.25		t <sub>CK</sub>		
DQS write preamble setup time	t <sub>WPRES</sub>	0		0		0		0		0		ns	17, 19	




**DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)**

DDR400:  $V_{CC} = V_{CCQ} = +2.6V \pm 0.1V$


AC CHARACTERISTICS		403		355		262		265		202			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
DQS write postamble	tWPST	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tck	17
Write recovery time	tWR	15		15		15		15		15		ns	
Internal WRITE to READ command delay	tWTR	2		1		1		1		1		tck	
Data valid output window	na	tqH - tDQSQ		tqH - tDQSQ		tqH - tDQSQ		tqH - tDQSQ		tqH - tDQSQ		ns	22
REFRESH to REFRESH command interval	tREFC		70.3		70.3		70.3		70.3		70.3	μs	21
Average periodic refresh interval	tREFI		7.8		7.8		7.8		7.8		7.8	μs	21
Terminating voltage delay to V <sub>CC</sub>	tVTD	0		0		0		0		0		ns	
Exit SELF REFRESH to non-READ command	tXSNR	75		75		75		75		80		ns	
Exit SELF REFRESH to READ command	tXSRD	200		200		200		200		200		tck	





## Notes

1. All voltages referenced to V<sub>SS</sub>.
2. Tests for AC timing, I<sub>DD</sub>, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load:




4. AC timing and I<sub>DD</sub> tests may use a V<sub>IL</sub>-to-V<sub>IH</sub> swing of up to 1.5V in the test environment, but input timing is still referenced to V<sub>REF</sub> (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The mini-mum slew rate for the input signals used to test the device is 1V/ns in the range between V<sub>IL</sub> (AC) and V<sub>IH</sub> (AC).
5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
6. V<sub>REF</sub> is expected to equal V<sub>CCQ2</sub> of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on V<sub>REF</sub> may not exceed ±2 percent of the DC value. Thus, from V<sub>CCQ2</sub>, V<sub>REF</sub> is allowed ±25mV for DC error and an additional ±25mV for AC noise. This measurement is to be taken at the nearest V<sub>REF</sub> bypass capacitor.
7. V<sub>TT</sub> is not applied directly to the device. V<sub>TT</sub> is a system supply for signal termination resistors, is expected to be set equal to V<sub>REF</sub> and must track variations in the DC level of V<sub>REF</sub>.
8. I<sub>DD</sub> is dependent on output loading and cycle rates. Specified values are obtained with mini-mum cycle time at CL = 2 for 262 and 202, CL = 2.5 for 265, 335 and CL = 3 for 403 with the outputs open.
9. Enables on-chip refresh and address counters.
10. I<sub>DD</sub> specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
11. This parameter is sampled. V<sub>CC</sub> = +2.5V ±0.2V, V<sub>CCQ</sub> = +2.5V ±0.2V, V<sub>REF</sub> = V<sub>SS</sub>, f = 100 MHz, T<sub>A</sub> = 25°C, V<sub>OUT</sub> (DC) = V<sub>CCQ2</sub>, V<sub>OUT</sub> (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
12. For slew rates < 1 V/ns and ≥ to 0.5 V/ns. If the slew rate is < 0.5V/ns, timing must be derated: t<sub>is</sub> has an additional 50ps per each 100 mV/ns reduction in slew rate from 500 mV/ns, while t<sub>ih</sub> is unaffected. If the slew rate exceeds 4.5 V/ns, functionality is uncertain. For 403, slew rates must be 0.5 V/ns.
13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is V<sub>REF</sub>.
14. Inputs are not recognized as valid until V<sub>REF</sub> stabilizes. Exception: during the period before V<sub>REF</sub> stabilizes, CKE < 0.3 x V<sub>CCQ</sub> is recognized as LOW.
15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is V<sub>TT</sub>.
16. t<sub>HZ</sub> and t<sub>LZ</sub> transitions occur in the same access time windows as data valid transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).

17. The intent of the Don't Care state after completion of the postamble is the DQS-driven signal should either be high, low, or high-Z and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions high [above V<sub>IHDC</sub> (MIN)] then it must not transition low (below V<sub>IHDC</sub>) prior to t<sub>DQSH</sub> (MIN).
18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITES were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on t<sub>DQSS</sub>.
20. MIN (t<sub>RC</sub> or t<sub>RF</sub>) for I<sub>DD</sub> measurements is the smallest multiple of t<sub>CK</sub> that meets the minimum absolute value for the respective parameter. t<sub>RAS</sub> (MAX) for I<sub>DD</sub> measurements is the largest multiple of t<sub>CK</sub> that meets the maximum absolute value for t<sub>RAS</sub>.
21. The refresh period 64ms. This equates to an average refresh rate of 7.8125μs. However, an AUTO REFRESH command must be as-erted at least once every 70.3μs; burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.
22. The data valid window is derived by achieving other specifications: t<sub>HP</sub> (t<sub>CK2</sub>), t<sub>DQSO</sub>, and t<sub>DH</sub> (t<sub>DH</sub> = t<sub>HP</sub> - t<sub>DHS</sub>). The data valid window derates directly proportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55, beyond which functionality is uncertain. Figure 7, Derating Data Valid Window, shows derating curves are provided below for duty cycles ranging between 50/50 and 45/55.
23. Each byte lane has a corresponding DQS.
24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (t<sub>RF</sub> [MIN]) else CKE is LOW (i.e., during standby).
25. To maintain a valid level, the transitioning edge of the input must:
  - a. Sustain a constant slew rate from the current AC level through to the target AC level, V<sub>IL</sub>(AC) or V<sub>IH</sub>(AC).
  - b. Reach at least the target AC level.
  - c. After the AC target level is reached, continue to maintain at least the target DC level, V<sub>IL</sub>(DC) or V<sub>IH</sub>(DC).
26. JEDEC specifies CK and CK# input slew rate must be ≥ 1V/ns (2V/ns differentially).
27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/ DM/DQS slew rate is less than 0.5 V/ns, timing must be derated: 50ps must be added to t<sub>DS</sub> and t<sub>DH</sub> for each 100 mV/ns reduction in slew rate. If slew rate exceeds 4 V/ns, functionality is uncertain. For 403, slew rates must be ≥ 0.5 V/ns.
28. V<sub>CC</sub> must not vary more than 4 percent if CKE is not active while any bank is active.
29. The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount.
30. t<sub>HP</sub> min is the lesser of t<sub>CL</sub> minimum and t<sub>CH</sub> minimum actually applied to the device CK and CK/ inputs, collectively during bank active.
31. READs and WRITES with auto precharge are not allowed to be issued until t<sub>RAS</sub>(MIN) can be satisfied prior to the internal precharge command being issued.
32. Any positive glitch in the nominal voltage must be less than 1/3 of the clock and not more than +400mV or 2.9V maximum, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed either -300mV or 2.2V mini-mum, whichever is more positive.



33. The voltage levels used are derived from a minimum  $V_{CC}$  level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
34.  $V_{IH}$  overshoot:  $V_{IH} (MAX) = V_{CCQ} + 1.5V$  for a pulse width  $< 3ns$  and the pulse width can not be greater than 1/3 of the cycle rate.  $V_{IL}$  undershoot:  $V_{IL} (MIN) = -1.5V$  for a pulse width  $\leq 3ns$  and the pulse width can not be greater than 1/3 of the cycle rate.
35.  $V_{CC}$  and  $V_{CCQ}$  must track each other.
36.  $t_{HZ} (MAX)$  will prevail over  $t_{DQSK} (MAX) + t_{RPST} (MAX)$  condition.  $t_{LZ} (MIN)$  will prevail over  $t_{DQSK} (MIN) + t_{RPRE} (MAX)$  condition.
37.  $t_{RPST}$  end point and  $t_{RPRE}$  begin point are not referenced to a specific voltage level but specify when the device output is no longer driving ( $t_{RPST}$ ), or begins driving ( $t_{RPRE}$ ).
38. During initialization,  $V_{CCQ}$ ,  $V_{TT}$ , and  $V_{REF}$  must be equal to or less than  $V_{CC} + 0.3V$ . Alternatively,  $V_{TT}$  may be 1.35V maximum during power up, even if  $V_{CC}/V_{CCQ}$  are 0V, provided a minimum of 42  $\Omega$  of series resistance is used between the  $V_{TT}$  supply and the input pin.
39. The current part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
40. Random addressing changing and 50 percent of data changing at every transfer.
41. Random addressing changing and 100 percent of data changing at every transfer.
42.  $CKE$  must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered,  $CKE$  must be active at each rising clock edge, until  $t_{REF}$  later.
43.  $l_{DD2N}$  specifies the  $DQ$ ,  $DQS$ , and  $DM$  to be driven to a valid high or low logic level.  $l_{DD2Q}$  is similar to  $l_{DD2F}$  except  $l_{DD2Q}$  specifies the address and control inputs to remain stable. Although  $l_{DD2F}$ ,  $l_{DD2N}$ , and  $l_{DD2Q}$  are similar,  $l_{DD2F}$  is "worst case."
44. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles (before READ commands).
45. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.
46. When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or LOW.
47. The 403 speed grade will operate with  $t_{RAS} (MIN) = 40 ns$  and  $t_{RAS} (MAX) = 120,000ns$  at any slower frequency.




### ORDERING INFORMATION FOR JD3


Part Number	Speed	Height*	Commercial Operating Range
W3EG128M72ETSU403JD3	200MHz/400Mbps, CL=3	30.48 (1.20")	0°C to 70°C
W3EG128M72ETSU335JD3	166MHz/333Mbps, CL=2.5	30.48 (1.20")	0°C to 70°C
W3EG128M72ETSU262JD3	133MHz/266Mbps, CL=2	30.48 (1.20")	0°C to 70°C
W3EG128M72ETSU265JD3	133MHz/266Mbps, CL=2.5	30.48 (1.20")	0°C to 70°C
W3EG128M72ETSU202JD3	100MHz/200Mbps, CL=2	30.48 (1.20")	0°C to 70°C

- NOTE:
- \* Consult Factory for availability of lead-free products. (F = Lead-Free, G = RoHS Compliant)
  - \* Product specific part numbers are available for source control if needed, please consult factory for the correct part number if a specific component vendor is preferred.
  - \* Consult factory for availability for industrial temperature (-40°C to 85°C) options

### PACKAGE DIMENSIONS FOR JD3



\* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)




### ORDERING INFORMATION FOR AJD3


Part Number	Speed	Height*	Commercial Operating Range
W3EG128M72ETSU403AJD3	200MHz/400Mbps, CL=3	28.70 (1.13") MAX	0°C to 70°C
W3EG128M72ETSU335AJD3	166MHz/333Mbps, CL=2.5	28.70 (1.13") MAX	0°C to 70°C
W3EG128M72ETSU262AJD3	133MHz/266Mbps, CL=2	28.70 (1.13") MAX	0°C to 70°C
W3EG128M72ETSU265AJD3	133MHz/266Mbps, CL=2.5	28.70 (1.13") MAX	0°C to 70°C
W3EG128M72ETSU202AJD3	100MHz/200Mbps, CL=2	28.70 (1.13") MAX	0°C to 70°C

- NOTE:
- \* Consult Factory for availability of lead-free products. (F = Lead-Free, G = RoHS Compliant)
  - \* Product specific part numbers are available for source control if needed, please consult factory for the correct part number if a specific component vendor is preferred.
  - \* Consult factory for availability for industrial temperature (-40°C to 85°C) options

### PACKAGE DIMENSIONS FOR AJD3



\* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)




**ORDERING INFORMATION FOR D3**

Part Number	Speed	Height*	Commercial Operating Range
W3EG128M72ETSU403D3	200MHz/400Mbps, CL=3	28.58 (1.125") MAX	0°C to 70°C
W3EG128M72ETSU335D3	166MHz/333Mbps, CL=2.5	28.58 (1.125") MAX	0°C to 70°C
W3EG128M72ETSU262D3	133MHz/266Mbps, CL=2	28.58 (1.125") MAX	0°C to 70°C
W3EG128M72ETSU265D3	133MHz/266Mbps, CL=2.5	28.58 (1.125") MAX	0°C to 70°C
W3EG128M72ETSU202D3	100MHz/200Mbps, CL=2	28.58 (1.125") MAX	0°C to 70°C


- NOTE:
- 1 \* Consult Factory for availability of lead-free products. (F = Lead-Free, G = RoHS Compliant)
  - 2 \* Product specific part numbers are available for source control if needed, please consult factory for the correct part number if a specific component vendor is preferred.
  - 3 \* Consult factory for availability for industrial temperature (-40°C to 85°C) options

**PACKAGE DIMENSIONS FOR D3**

Note: D3 Not Recommended For New Designs



\* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)



**Document Title**

1GB – 128Mx72, DDR, SDRAM Unbuffered ECC, w/PLL

**Revision History**

<b>Rev #</b>	<b>History</b>	<b>Release Date</b>	<b>Status</b>
Rev 0	Created	1-04-05	Advanced