AX88780

High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller

Document No: AX88780/V1.0/10/4/05

Features

- ● High-performance non-PCI local bus
  - ■ 16/32-bit SRAM-like host interface
  - ■ Support big/little endian data bus type
  - ■ Large embedded SRAM for packet buffers
    - ➢ 32K bytes for receive buffer
    - ➢ 8K bytes for transmit buffer
  - ■ Support IP/TCP/UDP checksum offloads
  - ■ Support interrupt with high or low active trigger mode
- ● Single-chip Fast Ethernet controller
  - ■ Compatible with IEEE802.3, 802.3u standards
  - ■ Integrated Fast Ethernet MAC/PHY transceiver in one chip
  - ■ Support 10Mbps and 100Mbps data rate
  - ■ Support full and half duplex operations
  - ■ Support 10/100Mbps N-way Auto-negotiation operation
  - ■ Support IEEE 802.3x flow control for full-duplex operation

- ■ Support back-pressure flow control for half-duplex operation
- ■ Support packet length set by software
- ■ Support optional MII interface for Ethernet PHY and HomePNA/HomePlug PHY applications
- ● Support Wake-on-LAN function by following events
  - ■ Detection of a change in the network link state
  - ■ Receipt of a Magic Packet
- ● Support optional EEPROM interface
- ● Support PCMCIA in 16-bit mode
- ● Support system reference clock from 40MHz to 100MHz
- ● Support LED pins for various network activity indications
- ● Integrated voltage regulator and 25MHz crystal oscillator
- ● 3.3V power supply with 5V I/O tolerance
- ● 128-pin LQFP with CMOS process, RoHS package
- ● US patent approved

Product Description

The AX88780 is a high-performance and cost-effective single-chip Fast Ethernet controller for various embedded systems including consumer electronics and home network markets that require a higher level of network connectivity. The AX88780 supports 16/32-bit SRAM-like host interface and integrates on-chip Fast Ethernet MAC and PHY, which is IEEE802.3 10Base-T and IEEE802.3u 100Base-T compatible. The AX88780 supports full-duplex or half-duplex operation at 10/100Mbps speed with auto-negotiation or manual setting. The AX88780 integrates large embedded SRAM for packet buffers to accommodate high bandwidth applications and supports IP/TCP/UDP checksum to offload processing loading from microprocessor/microcontroller in an embedded system.

System Block Diagram

Target Applications

● Multimedia applications
- ■ Content distribution application
  - ▶ Audio distribution system (Whole-house audio)
  - ▶ Video-over IP solutions, IP PBX and video phone
  - ▶ Video distribution system, multi-room PVR
- ■ Cable, satellite, and IP set-top box
- ■ Digital video recorder
- ■ DVD recorder/player
- ■ High definition TV
- ■ Digital media client/server
- ■ Home gateway
- ■ IPTV for triple play

● Others
- ■ Printer, kiosk, security system
- ■ Wireless router & access point

Applications

Content

ASIX ELECTRONICS CORPORATION

List of Figures

List of Tables

1.0 Introduction

1.1 General Description

AX88780 supports full-duplex or half-duplex operation at 10/100 Mbps speed with auto-negotiation or manual setting. The AX88780 has two built-in synchronous SRAMs for buffering packet. The one is 32K bytes for receiving packets from Ethernet; the other is 8K-bytes for transmitting packets from host system to Ethernet. The AX88780 also has 256 bytes built-in configuration registers. For software programming, the total address space used in AX88780 is 64K bytes in 32-bit mode and 16K bytes in 16-bit mode.

Because AX88780 is a SRAM-like device, AX88780 could be treated as a SRAM device and be attached to SRAM controller of system. Therefore, system can execute DMA cycles to gain the highest performance. AX88780 needs 2 clock sources. One is the same to host system clock, and the operating frequency is from 40 MHz to 100 MHz. The other is 25Mhz for internal PHY running in MII mode.

1.2 AX88780 Block Diagram

Figure 1 : AX88780 block diagram

ASIX ELECTRONICS CORPORATION

1.3 AX88780 Pinout Diagram

The AX88780 is housed in the 128-pin LQFP package.

Figure 2 : AX88780 pin connection diagram

2.0 Signal Description

2.1 Signal Type Definition

I3:	Input, 3.3V with 5V tolerance
I2:	Input, 2.5V with 3.3V tolerance
O3:	Output, 3.3V
O2:	Output, 2.5V
IO3:	Input/Output, input 3.3V with 5V tolerance
TSO:	Tri-State Output
OD:	Open Drain allows multiple devices to share as a wire-OR
PD:	Internal 75K Pull Down
PU:	Internal 75K Pull Up
GND:	Digital Ground
GNDA:	Analog Ground
GNDR:	Ground for Regulator
VCC3:	3.3V power
VCC3R:	3.3V for regulator
VCC2:	2.5V power
VCC2A:	2.5V for analog
I:	Input only
O:	Output only
IO:	Input/Output

2.2 Host Interface

Table 1 : Host Interface signals group

Pin Name	Type	Pin NO	Pin Description
INTN	TSO, 8mA	102	Interrupt to host system When the polarity is active high, this signal must be pulled low, otherwise pulled high in active low environment. Software set the bit6 of command register (CMD) to response the polarity.
RST_N	I3	103	Reset signal: active low.
HCLK	I3	104	System Clock. The reference frequency is from 40MHz to 100MHz
WAKEUP	TSO, 8mA	115	Wake-up signal to system. When the polarity is active high, this signal must be pulled low, otherwise pulled high in active low environment. Software set the bit0 of command register (CMD) to response the polarity.
HD0	IO3, 8mA	19	Data bus bit0.
HD1	IO3, 8mA	18	Data bus bit1.
HD2	IO3, 8mA	17	Data bus bit2.
HD3	IO3, 8mA	16	Data bus bit3.
HD4	IO3, 8mA	15	Data bus bit4.
HD5	IO3, 8mA	14	Data bus bit5.
HD6	IO3, 8mA	12	Data bus bit6.
HD7	IO3, 8mA	11	Data bus bit7.
HD8	IO3, 8mA	10	Data bus bit8.
HD9	IO3, 8mA	9	Data bus bit9.
HD10	IO3, 8mA	7	Data bus bit10.
HD11	IO3, 8mA	6	Data bus bit11.
HD12	IO3, 8mA	5	Data bus bit12.
HD13	IO3, 8mA	3	Data bus bit13.
HD14	IO3, 8mA	2	Data bus bit14.
HD15	IO3, 8mA	128	Data bus bit15.
HD16	IO3, 8mA	127	Data bus bit16, internal pull low.

HD17	IO3, 8mA	126	Data bus bit17, internal pull low.
HD18	IO3, 8mA	125	Data bus bit18, internal pull low.
HD19	IO3, 8mA	124	Data bus bit19, internal pull low.
HD20	IO3, 8mA	122	Data bus bit20, internal pull low.
HD21	IO3, 8mA	121	Data bus bit21, internal pull low.
HD22	IO3, 8mA	120	Data bus bit22, internal pull low.
HD23	IO3, 8mA	118	Data bus bit23, internal pull low.
HD24	IO3, 8mA	116	Data bus bit24, internal pull low.
HD25	IO3, 8mA	114	Data bus bit25, internal pull low.
HD26	IO3, 8mA	113	Data bus bit26, internal pull low.
HD27	IO3, 8mA	112	Data bus bit27, internal pull low.
HD28	IO3, 8mA	111	Data bus bit28, internal pull low.
HD29	IO3, 8m	110	Data bus bit29, internal pull low.
HD30	IO3, 8mA	109	Data bus bit30, internal pull low.
HD31	IO3, 8mA	108	Data bus bit31, internal pull low.
HA1	I3	42	Address bus bit1.
HA2	I3	41	Address bus bit2.
HA3	I3	34	Address bus bit3.
HA4	I3	33	Address bus bit4.
HA5	I3	32	Address bus bit5.
HA6	I3	31	Address bus bit6.
HA7	I3	30	Address bus bit7.
HA8	I3	29	Address bus bit8.
HA9	I3	28	Address bus bit9.
HA10	I3	26	Address bus bit10.
HA11	I3	25	Address bus bit11.
HA12	I3	24	Address bus bit12.
HA13	I3	23	Address bus bit13.
HA14	I3	22	Address bus bit14.
HA15	I3	21	Address bus bit15.
WEN	I3	44	Data Write Enable: WEN is driven by Host site, and it is active low.
CSN	I3	45	Chip Select Enable. CSN is driven by host site. It is active low.
OEN	I3	43	Data Output Enable: OEN is driven by the host site, and it is active low.

2.3 EEPROM Interface (Optional)

Table 2 : EEPROM Interface signals group

Pin Name	Type	Pin No.	Pin Description
EECLK	O3, 12mA	47	A low speed clock to EEPROM
EECS	O3, 12mA	48	Chip select to EEPROM device. This pin will be treated as full-duplex indicator when bit10 of PHY_CTRL register is set to high. It is active high in full-duplex mode, and low in half-duplex mode.
EEDI	O3, 12mA	49	Data to EEPROM, valid in EECS is high and EECLK in rising edge. This pin will be treated as collision indicator when bit10 of PHY_CTRL register is set to high. It is active high in collision indicator.
EEDO	I3, PD	50	Data from EEPROM

2.4 Regulator Interface

Table 3 : Regulator signals group

Pin Name	Type	Pin No.	Pin Description
VCC33R	VCC3R	37	3.3V power to internal regulator
GNDR	GNDR	36	Ground pin for internal regulator
REG_EN	I3	39	High to enable internal regulator. Low to disable internal regulator.
V25OUT	O2	38	2.5V output from internal regulator, max 250mA, when REG_EN pin is high.

2.5 10/100M PHY Interface

Table 4 : 10/100M Twisted-pair signals group

Pin Name	Type	Pin No.	Pin Description
RXIN	I	83	Differential received input signal for both 10BASE-T and 100BSE-TX modes.
RXIP	I	84	Differential received input signal for both 10BASE-T and 100BSE-TX modes.
TXON	O	93	Differential transmitted output signal for both 10BASE-T and 100BASE-TX modes.
TXOP	O	94	Differential transmitted output signal for both 10BASE-T and 100BASE-TX modes

2.6 MII Interface (optional)

Table 5 : MII Interface signals group

Pin Name	Type	Pin No.	Pin Description
TXEN	O2, 12mA	66	Transmit Enable: TXEN is transition synchronously with respect to the rising edge of TXCLK. TXEN indicates that the port is presenting nibbles on TXD [3:0] for transmission.
TXD[3:0]	O2, 12mA	61,62, 63,65	Transmit Data: TXD[3:0] is transition synchronously with respect to the rising edge of TXCLK.
TXCLK	I2	69	Transmit Clock: TXCLK is a continuous clock from PHY. It provides the timing reference for the transfer of the TXEN and TXD[3:0] signals from the MII port of PHY.
RXCLK	I2	71	Receive Clock: RXCLK is a continuous clock that provides the timing reference for the transfer of the RXDV, RXD[3:0].
RXD[3:0]	I2	74,75, 76,77	Receive Data: RXD[3:0] is driven by the PHY synchronously with respect to RXCLK.
RXDV	I2	70	Receive Data Valid: RXDV is driven by the PHY synchronously with respect to RXCLK. Asserted high when valid data is present on RXD [3:0].
COL	I2	80	Collision signal: This signal is driven by PHY when collision is detected.
CRS	I2	79	Carrier Sense: Asynchronous signal CRS is asserted by the PHY when either the transmit or receive medium is non-idle.
MDIO	IO3, 8mA,PU	59	Station Management Data Input /Output: Serial data input/Output transfers from/to the PHY. The transfer protocol conforms to the IEEE 802.3u MII specification.
MDC	O3, 8mA	58	Station Management Data Clock: The timing reference for MDIO. All data transfers on MDIO are synchronized to the rising edge of this clock.
PHYINTN	I2	46	An interrupt signal from PHY, active low.

2.7 Miscellaneous

<div align="center">

Table 6 : Miscellaneous signals group

</div>

Pin Name	Type	Pin No.	Pin Description
LINKLED	IO, 12mA, PD	55	In power-on reset phase, this pin will be latched by AX88780 to determine that system operates in 32 or 16-bit mode. High state is 16-bit mode and low state is 32-bit mode. The default is in 32-bit mode. Upon finishing reset status, if bit11 of PHY_CTRL register is enabled, this pin stands for: Link: indicates a good link status, active low in 16-bit mode and active high in 32-bit mode. Traffic: indicates the traffic status and flashes while in TX or RX state. If bit11 of PHY_CTRL is not enabled, this pin is as general-purpose pin and controlled by GPIO_CTRL register.
SPDLED	IO, 12mA, PD	54	In power-on reset phase, this pin will be latched by AX88780 to determine whether AX88780 swaps the data or not. If the high state, AX88780 will sap the data. The default is little-endian. Upon finishing reset stage, if bit12 PHY_CTRL register is enabled, this pin stands for speed mode. Low indicates PHY is in 10BASE-TX mode, and high state indicates PHY in 100BASE-T mode.
NA	I	51	This pin is tied to ground for normal operation.
TEST0	I3, PD	52	Floating for normal operation.
TEST1	I3, PD	53	Floating for normal operation.
XTLN	O3	90	25MHz Crystal clock output.
XTLP	I3	91	25MHz Crystal clock input. (Note: ±50ppm, max. 33pF load capacitance)
RSTPB	I3	97	Power-up reset signal. Active low. This pin must be connected with RST_N pin.
IBREF_WESD	I	88	Connect a 12.3Kohm resistor to ground.
NC	O3	67,68	No connection

2.8 Power/ground pin

<div align="center">

Table 7 : Power/Ground pins group

</div>

Pin Name	Type	Pin No.	Pin Description
VCC33	VCC3	1,13,40, 105, 119	Digital 3.3V power
VCC25	VCC2	4,20,27,35,57,60,64,72,78,107,117,123	Digital 2.5V power
GND	GND	8, 56, 73,106	Digital ground
VCC25A	VCC2A	81,85,89,96,98,100	2.5V power for PHY analog par*t*
GNDA	GNDA	82,86,87,92,95,99,101	Analog ground

3.0 Functional Description

3.1 Host Interface

AX88780 supports a very simple SRAM-like interface. There are only 3 control signals to operate the read or write. For write operation, host activates CSN and WEN to low with address and data bus. AX88780 will decode and latched the data into internal buffer. For normal operation, the WEN needs at least 3 clocks duration for one 32/16-bit write operation. The CSN can always be driven, but WEN must at least be de-asserted 1 clock before next access. For read operation, host asserts CSN and OEN at least 3 clocks to AX88780, the data will be valid after 3 clocks. For asynchronous access, please add extra 3 clocks to read or write.

3.2 System Address Range

AX88780 is suitable to attach to SRAM controller, so it needs 64K memory space to operate. The designer can allocate any block (64K) in system space. From offset 0000h to 7FFFh is for RX operation, and offset 8000h to F000h is for TX operation. The internal configuration register of AX88780 is allocated in offset FC00h to FCFFh. Below is the mapping of addressing.

Figure 3 : 32-bit mode address mapping

3.3 TX Buffer Operation

AX88780 employs 4 descriptors to maintain transmit information, such as packet length, start bit. These descriptors are located in offset FC20h, FC24h, FC28h and FC2Ch. Driver can choose any descriptor whenever there is data need to be transmitted. Since there are only 4 descriptors, upon running out of descriptors, driver must wait for the descriptor is to be released by AX88780.

3.4 RX Buffer Operation

AX88780 is built a 32K SRAM for RX operation. It utilizes ring structure to maintain the input data from PHY and read out to host. There are two pointer registers located in offset FC34h and FC38h. AX88780 will maintain RXBOUND0 register. Upon it receives a valid packet from PHY it will update RXBOUND0 according to the packet length. Driver reads data from AX88780 and maintains the RXBOUND1 register. When driver finishes reading packet, it must update RXBOUND1 according to the packet length. AX88780 utilizes RXBOUND0 and RXBOUND1 to provide receive buffer status, full or empty.

ASIX ELECTRONICS CORPORATION

3.5 Flow Control

In full duplex mode, AX88780 supports the standard flow control mechanism defined in IEEE 802.3x standard. It enables the stopping of remote node transmissions via a PAUSE frame information interaction. When space of the packet buffer is less than the threshold values (RXBTHD0, RXBTHD1), AX88780 will send out a PAUSE-ON packet to stop the remote node transmission. And then AX88780 will send out a PAUSE-OFF packet to inform the remote node to retransmit packet if it has enough space to receive packets.

3.6 Checksum Offloads and Wake-up

To reduce the computing loading of CPU, AX88780 is built checksum operator for IP, UDP or TCP packet. AX88780 will detect the packet whether it is IP, UDP or TCP packet. If it is an IP packet, AX88780 will calculate the checksum of header and put the result in checksum filed of IP. Then it continuously checks the packet whether it is UDP or TCP. It will perform the checksum operation whenever it is a UDP or TCP packet. AX88780 also automatically skip the VLAN tag when checksum is executed. AX88780 also supports to detect magic packet or link-up to wake up system when system is in sleep state.

3.7 Fast-Mode support

To improve the throughput in embedded system, AX88780 supports fast-mode for TX/RX buffer access. Host can access AX88780 by driving CSN to low and toggle WEN (write) or OEN (read). AX88780 can support the burst until whole packet access. The access timing can refer to section 6.2.4 and 6.2.6. This mechanism is only for TX/RX buffer access. For configuration register access, it must use single-burst.

3.8 Big/Little-endian support

AX88780 supports "Big" or "Little" endian data format. The default is Little-endian. Designer can pull-up SPDLED pin to high to swap the data format. Below table can depict the relation. This swap is only valid in 32-bit mode.

Figure 4 : data swap block

3.9 10/100BASE-TX PHY

AX88780 integrates high performance PHY that is fully compliant with 10/100BASE-TX Ethernet standards such as IEEE 802.3, IEEE 802.3u and ANSI X3.263-1995. It's main features can described below.

Adaptive equalizer

This equalizer mainly eliminates the distortions caused by inter-symbol interference (ISI) by automatically adjusting the mathematical coefficient to match the cable length.

Baseline wander correct

The transmitter sends DC and AC signals as a pair. The receiving device and transmitting device each have a transformer that blocks the Dc signal. When the AC signal loses its DC component, the AC signal becomes distorted. The Baseline-Wander correct ill restores the DC component to AC signal and delivers it as a complete signal to receiver.

Link monitor/signal detect

This feature is used to detect the signal's level. If the detected signal is above 400mV in 100BASE-TX mode, it will generate a Signal Detected (SD) to MAC. If the level is below 400mV, the SD signal will be de-asserted 1ms.

Carrier detect and 4B/5B coding

The Physical Coding Sub-layer (PCS) checks with Physical Medium Attachment (PMA) data to see if the packets meet IEEE 802.3u defined preamble (J/K/packets in 100BASE-TX) standards. If the packets meet the standards, the PCS sub-layer will start to process the data and send to MAC engine. The PCS converts received/transmitted data according IEEE 802.3u defined coding standards, such as 4B/5B and scrambling/de-scrambling.

3.10 16-bit Mode

AX88780 supports 16-bit mode operation. AX88780 will request a 16K bytes space for TX, RX and register access. The mapping mechanism can refer to below block. Firstly, the driver requests a 16K bytes space from system then sets the new mapped address to base + 6 to remap window base. Secondly, driver sets base address to '1' to start decoding.

MEMBASE--Memory base Address

Field	Name	Type	Default	Description
15:1	-	R/W	All 0's	Reserved.
0	DECODE_EN	R/W	0	16-bit decode enable Set to '1' to start decoding.

MEMBAS6--Memory base Address + 6

Field	Name	Type	Default	Description
15:8	-	R/W	8'h00	Reserved.
7:0	WINSIZE	R/W	8'h00	Window Base Pointer. (MSB only) This field defines another new windows base address for TX, RX and register access. The total size is 8K bytes. TX areas occupy 4K – 256 bytes Registers occupy 256 bytes. RX areas occupy 4K bytes.

Note: This address defines the window used in TX, RX and registers accessed in 16-bit mode. Refer to below mapping mechanism.

Figure 5 : 16-bit mode map block

Next example is to explain the address translation. If the starting address 24'h20_0000 is allocated to hardware then driver sets 16'h1000 to address 24'h20_0006.   The new base address will be 24'h20_1000 now. The TX areas will be from 24'20_1000 to 24'h20_1EFF. The registers range will be from 24h20_1F00 to 24'h20_1FFF. The RX areas will be from 24'h20_2000 to 24'h20_2FFF.

3.11 EEPROM Format

AX88780 will auto-load data from EEPROM device after hardware reset. If the EEPROM device is not attached, the loading operation will be discarded. The EEPROM mainly provides MAC address information and CIS information if it is used in PCMCIA environment. Below table is the format if EEPROM device is employed. Note: If the address of MAC is 48'h123456789ABC then the MACID0 will be 16'h9ABC, MACID1=16h'h5678 and MACID2=16'h1234.

Address	Description
0	Pointer to CIS area start address
1	MACID0 data
2	MACID1 data
3	MACID2 data
4	Reserved, keep all 0's
5	1= PCMCIA, 0 = Non-PCMCIA 16-bit mode
6 ~ 11	Reserved, keep all 0's
12 ~ 127	CIS area, if it used in PCMCIA system

4.0 Register Description

There are some registers located from FC00h to FCFFh. All of the registers are 32-bit boundary alignment, but only low 16-bit are available (exception FC54h). For reserved bits, don't set them in normal operation.

Table 8 : MAC Register Mapping

Offset	Name	Description	Default value
FC00h	CMD	Command Register	32'h0000_0001
FC04h	IMR	Interrupt Mask Register	32'h0000_0000
FC08h	ISR	Interrupt Status Register	32'h0000_0000
FC10h	TX_CFG	TX Configuration Register	32'h0000_0040
FC14h	TX_CMD	TX Command Register	32'h0000_0000
FC18h	TXBS	TX Buffer Status Register	32'h0000_0000
FC1Ch	PHY_CTRL	Internal PHY Control Register	32'h0000_0000
FC20h	TXDES0	TX Descriptor0 Register	32'h0000_0000
FC24h	TXDES1	TX Descriptor1 Register	32'h0000_0000
FC28h	TXDES2	TX Descriptor2 Register	32'h0000_0000
FC2Ch	TXDES3	TX Descriptor3 Register	32'h0000_0000
FC30h	RX_CFG	RX Configuration Register	32'h0000_0100
FC34h	RXCURT	RX Current Pointer Register	32'h0000_0000
FC38h	RXBOUND	RX Boundary Pointer Register	32'h0000_07FF
FC40h	MAC_CFG0	MAC Configuration0 Register	32'h0000_9157
FC44h	MAC_CFG1	MAC Configuration1 Register	32'h0000_6000
FC48h	MAC_CFG2	MAC Configuration2 Register	32'h0000_0100
FC4Ch	MAC_CFG3	MAC Configuration3 Register	32'h0000_060E
FC54h	TXPAUT	TX Pause Time Register	32'h001F_E000
FC58h	RXBTHD0	RX Buffer Threshold0 Register	32'h0000_0300
FC5Ch	RXBTHD1	RX Buffer Threshold1 Register	32'h0000_0600
FC60h	RXFULTHD	RX Buffer Full Threshold Register	32'h0000_0100
FC68h	MISC	Misc. Control Register	32'h0000_0003
FC70h	MACID0	MAC ID0 Register	32'h0000_0000
FC74h	MACID1	MAC ID1 Register	32'h0000_0000
FC78h	MACID2	MAC ID2 Register	32'h0000_0000
FC7Ch	TXLEN	TX Length Register	32'h0000_05FC
FC80h	RXFILTER	RX Packet Filter Register	32'h0000_002C
FC84h	MDIOCTRL	MDIO Control Register	32'h0000_0000
FC88h	MDIODP	MDIO Data Port Register	32'h0000_0000
FC8Ch	GPIO_CTRL	GPIO Control Register	32'h0000_0003
FC90h	RXINDICATOR	Receive Indicator Register	32'h0000_0000
FC94h	TXST	TX Status Register	32'h0000_0000
FCA0h	MDCLKPAT	MDC Clock Pattern Register	32'h0000_8040
FCA4h	RXCHKSUMCNT	RX IP/UDP/TCP Checksum Error Counter	32'h0000_0000
FCA8h	RXCRCNT	RX CRC Error Counter	32'h0000_0000
FCACh	TXFAILCNT	TX Fail Counter	32'h0000_0000
FCB0h	PROMDPR	EEPROM Data Port Register	32'h0000_0000
FCB4h	PROMCTRL	EEPROM Control Register	32'h0000_0000
FCB8h	MAXRXLEN	MAX. RX packet Length Register	32'h0000_0600
FCC0h	HASHTAB0	Hash Table0 Register	32'h0000_0000
FCC4h	HASHTAB1	Hash Table1 Register	32'h0000_0000
FCC8h	HASHTAB2	Hash Table2 Register	32'h0000_0000
FCCCh	HASHTAB3	Hash Table3 Register	32'h0000_0000
FCE0h	DOGTHD0	Watch Dog Timer Threshold0 Register	32'h0000_FFFF
FCE4h	DOGTHD1	Watch Dog Timer Threshold1 Register	32'h0000_0000

4.1 CMD--Command Register

Offset Address = FC00h   Default = 32'h0000_0001

Field	Name	Type	Default	Description
31:16	-	R/W	All 0's	Reserved
15	RXVLAN	R/W	0	RX VLAN indicator Driver enables this bit to indicate AX88780 that the received packet will include 4 bytes VLAN tag, AX88780 will skip 4 bytes when it calculates the checksum of IP, TCP or UDP packet. 1 = enable 0 = disable
14	TXVLAN	R/W	0	TX VLAN indicator Driver enables this bit to indicate AX88780 that the transmitted packet will include 4 bytes VLAN tag, AX88780 will skip 4 bytes when it calculates the checksum of IP, TCP or UDP packet. 1 = enable 0 = disable
13:10	-	R/W	All 0's	Reserved
9	RXEN	R/W	0	RX Function Enable When this bit is enabled, MAC starts to receive packets. 1 = enable 0 = disable
8	TXEN	R/W	0	TX Function Enable When this bit is enabled, MAC could start to transmit packet to Ethernet. 1 = enable 0 = disable
7	-	R/W	0	Reserved
6	INTMOD	R/W	0	Interrupt Active Mode Driver sets this bit to indicate AX88780 that the interrupt of system is activated high or low. 1: Active high 0: Active low
5:1	-	R/W	All 0's	Reserved
0	WAKEMOD	R/W	1	WAKEUP pin polarity Driver sets this bit to indicate AX88780 that the polarity of system wake-up signal is activated high or low. 1: Active high 0: Active low

4.2 IMR--Interrupt Mask Register

Offset Address = FC04h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:6	-	R	All 0's	Reserved
5	PHYMASK	R/W	0	PHY interrupt Mask When this bit is enabled, an interrupt request from PHY set in bit 5 of Interrupt Status Register will make AX88780 to issue an interrupt to host. 1 = enable 0 = disable
4	PRIM	R/W	0	Packet Received Interrupt Mask When this bit is enabled, a received interrupt request set in bit 4 of Interrupt Status Register will make AX88780 to issue an interrupt to host. 1 = enable 0 = disable

3	PTIM	R/W	0	Packet Transmitted Interrupt Mask When this bit is enabled, a transmitted interrupt request set in bit 3 of Interrupt Status Register will make AX88780 issue an interrupt to host. 1 = enable 0 = disable
2	-	R/W	0	Reserved
1	DOGIM	R/W	0	Watch Dog Timer Interrupt Mask When this bit is enabled, a watch dog timer expired interrupt request set in bit1 of Interrupt Status Register will make AX88780 to issue an interrupt to host 1 = enable 0 = disable
0	RXFULIM	R/W	0	Rx Buffer Full Interrupt Mask When this bit is enabled, a RX buffer full interrupt request set in bit 0 of Interrupt Status Register will make AX88780 to issue an interrupt to host. 1 = enable 0 = disable

4.3 ISR--Interrupt Status Register

Offset Address = FC08h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:6	-	R	All 0's	Reserved
5	PHYIG	R/W	0	PHY Interrupt Generation If this bit is set to '1' it means there is an interrupt request from PHY. MAC will forward this interrupt to system. Meantime driver should poll PHY and adopt proper procedure. Write '1' to this bit to clear this request status. 1 = have interrupt request 0 = no interrupt request
4	RPIG	R/W	0	Receive Packet Interrupt Generation If this bit is set to '1' it means MAC receives a packet or (packets) from cable. The packet is kept in RX buffer. Write '1' to this bit to clear this request status. 1 = have received packet 0 = no received packet
3	FTPI	R/W	0	Finish Transmitting Packet Interrupt If this bit is set to '1' it means MAC had transmitted packet to cable. Write '1' to this bit to clear this request status. 1 = finish transmitting 0 = none
2	-	R/W	0	Reserved
1	WDTEI	R/W	0	Watch Dog Timer Expired Interrupt If this bit is set to '1' it means the WATCH DOG timer is expired. AX88780 will issue an interrupt to host. Write '1' to this bit to clear this request status. The expired duration can refer to DOGTHD0 and DOGTHD1 registers. 1 = timer expired happens 0 = none
0	RXFULI	R/W	0	RX Buffer Full Interrupt If this bit is set to '1' it means RX buffer is full and no more packets will be received until packets are read out. Write '1' to this bit to clear this request status. 1 = RX buffer full 0 = None

4.4 TX_CFG--TX Configuration Register

Offset Address = FC10h   Default = 32'h0000_0040

Field	Name	Type	Default	Description
31:7	-	R	All 0's	Reserved
6	TXCRCAP	R/W	1	TXCRC Auto-Append When this bit is enabled, AX88780 will append CRC to the transmitted packet in FCS field. 1 = enable 0 = disable
5	-	R/W	0	Reserved.
4	TXCHKSUM	R/W	0	TX Checksum Generation When this bit is enabled, AX88780 will append checksum to the transmitted packet that is IP or TCP or UDP packet. 1 = enable 0 = disable
3:2	-	R	2'b00	Reserved
1:0	TXDS	R	2'b00	TX Description Status AX88780 reports which descriptor is transmitted now Default: 2'b00

4.5 TX_CMD--TX Command Register

Offset Address = FC14h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	HWI	R/W	0	Host Writes Indication Before host begins to send a packet to TX buffer, this bit should be set. At the end of host writes the packet, this bit should be cleared. 1 = Start Writing 0 = End Writing
14:13	TXDP	R/W	2'b00	TX Descriptor Pointer To specify which TX descriptor to be written.
12	-	R/W	0	Reserved
11:0	DATALEN	R/W	All 0's	Byte Count. Data length is written to transmitted buffer.

4.6 TXBS--TX Buffer Status Register

Offset Address = FC18h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:4	-	R	All 0's	Reserved
8	INTXDS	R	0	Internal TX descriptor status. This bit reports the TX descriptor status. When there are data not to be transmitted, this bit will be set to '1' otherwise it will be '0' 1 = have data in TX buffer 0 = all data are transmitted to cable
7:6	-	R	2'b00	Reserved
5:4	TXDUSE	R	2'b00	TX Descriptor In Transmitting These status bits indicate which descriptor is transmitting now. 00: Descriptor 0 in transmitting

				01: Descriptor 1 in transmitting 10: Descriptor 2 in transmitting 11: Descriptor 3 in transmitting
3	TXD3O	R/W	0	TX Descriptor3 Occupied Driver set this bit to '1' to indicate that it had used TX descriptor3. When the transmission is finished, AX88780 will auto-clear this bit.
2	TXD2O	R/W	0	TX Descriptor2 Occupied Driver set this bit to '1' to indicate that it had used TX descriptor2. When the transmission is finished, AX88780 will auto-clear this bit.
1	TXD1O	R/W	0	TX Descriptor1 Occupied Driver set this bit to '1' to indicate that it had used TX descriptor1. When the transmission is finished, AX88780 will auto-clear this bit.
0	TXD0O	R/W	0	TX Descriptor0 Occupied Driver set this bit to '1' to indicate that it had used TX descriptor0. When the transmission is finished, AX88780 will auto-clear this bit.

4.7 PHY_CTRL-- Internal PHY Control Register

Offset Address = FC1Ch   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:13	-	R	All 0's	Reserved
12	SPD_GPIO1	R/W	0	Speed LED or GPIO1 When this bit is enabled, pin54 is as speed indicator, otherwise it is as GPIO1 function and controlled by GPIO_CTRL register. 1= enable 0= disable
11	LNK_GPIO0	R/W	0	Link LED or GPIO0 When this bit is enabled, pin55 is as link/traffic indicator, otherwise it is as GPIO0 function and controlled by GPIO_CTRL register. 1 = enable 0 = disable
10	FUL_EECS	R/W	0	EECS Pin as Full-Duplex LED When this bit is enabled, EECS pin will be as full-duplex indicator and EEDI pin will be as collision indicator. 1 = enable 0 = disable
9	PWDN	R/W	0	Power down PHY When this bit is enabled, AX88780 will power down internal PHY. 1 = enable 0 = disable
8	PHY_EN	R/W	0	PHY Selection When this bit is enabled, AX88780 will select internal PHY, otherwise it will select external PHY. 1 = enable 0 = disable
7	-	R	0	Reserved
6:4	PHYOPMODE	R/W	3'b000	Internal 10/100M PHY operation mode Driver can set these bits to control internal PHY operation mode. 3'b000 = auto-negotiation enable with all capability 3'b001 = auto-negotiation with 100BASE-TX FDX/HDX ability 3'b010 = auto-negotiation with 10BASE-T FDX/HDX ability 3'b011 = Reserved 3'b100 = Manual selection of 100BASE-TX FDX 3'b101 = Manual selection of 100BASE-TX HDX 3'b110 = Manual selection of 10BASE-T FDX 3'b111 = Manual selection of 10BASE-T HDX

3:1	-	R	3'b000	Reserved
0	-	R/W	0	Reserved, must to be 0

4.8 TXDES0--TX Descriptor0 Register

Offset Address = FC20h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	TXD0_EN	R/W	0	Transmit TX descriptor0 If this bit is enabled, MAC will begin to transmit data that are stored in TX buffer. In former, data had been written to TX descriptor0. This bit will be cleared by hardware when MAC finished the transmission. 1= enable 0= disable
14:13	-	R	2'b00	Reserved
12:0	TXD0_LEN	R/W	All 0's	TX packet length (unit: byte) Driver set this field to indicate AX88780 how many bytes will be transmitted.

4.9 TXDES1--TX Descriptor1 Register

Offset Address = FC24h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	TXD1_EN	R/W	0	Transmit TX descriptor1 If this bit is enabled, MAC will begin to transmit data that are stored in TX buffer. In former, data had been written to TX descriptor1. This bit will be cleared by hardware when MAC finished the transmission. 1= enable 0= disable
14:13	-	R	2'b00	Reserved
12:0	TXD1_LEN	R/W	All 0's	TX packet length (unit: byte) Driver set this field to indicate AX88780 how many bytes will be transmitted.

4.10 TXDES2--TX Descriptor2 Register

Offset Address = FC28h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	TXD2_EN	R/W	0	Transmit TX descriptor2 If this bit is enabled, MAC will begin to transmit data that are stored in TX buffer. In former, data had been written to TX descriptor2. This bit will be cleared by hardware when MAC finished the transmission. 1= enable 0= disable
14:13	-	R	2'b00	Reserved
12:0	TXD2_LEN	R/W	All 0's	TX packet length (unit: byte) Driver set this field to indicate AX88780 how many bytes will be

				transmitted.

4.11 TXDES3--TX Descriptor3 Register

Address = FC2Ch   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	TXD3_EN	R/W	0	Transmit TX descriptor3 If this bit is enabled, MAC will begin to transmit data that are stored in TX buffer. In former, data had been written to TX descriptor3. This bit will be cleared by hardware when MAC finished the transmission. 1= enable 0= disable
14:13	-	R	2'b00	Reserved
12:0	TXD3_LEN	R/W	All 0's	TX Packet Length (unit: byte) Driver set this field to indicate AX88780 how many bytes will be transmitted.

4.12 RX_CFG--RX Configuration Register

Offset Address = FC30h   Default = 32'h0000_0100

Field	Name	Type	Default	Description
31:9	-	R	All 0's	Reserved
8	RXFLOW	R/W	1	RX Flow Control To enable RX flow control, driver MUST set this bit and bit5 of MAC_CFG1. 1 = enable 0 = disable
7:5	-	R/W	3'b000	Reserved.
4	RXCHKSUM	R/W	0	RX Packet TCP/IP Checksum When this bit is set, AX88780 will check the checksum of the received packet that is IP, TCP or UDP packet. If there is checksum error, AX88780 will drop the packet and RXCHKSUMCNT counter will add 1. 1 = enable 0 = disable
3:1	-	R/W	3'b000	Reserved
0	RXBUFPRO	R/W	0	RX Buffer Protection When this bit is enabled, MAC will protect the RX buffer to avoid overrun. For normal operation, this bit should be enabled in initial stage. 1= enable 0= disable

4.13 RXCURT--RX Current Pointer Register

Offset Address = FC34h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXCURPTR	R/W	All 0's	RX Line Current Pointer. Point to the last line that will be written by hardware. The unit of line is 16 bytes. MAC will maintain this register.

4.14 RXBOUND--RX Boundary Pointer Register

Offset Address = FC38h   Default = 32'h0000_07FF

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXBUNPTR	R/W	All 0's	RX Line Boundary Pointer. Point to the last line that has been read by driver. The unit of line is 16 bytes. When driver finished reading packet from RX buffer, it must update this field.

4.15 MAC_CFG0--MAC Configuration0 Register

Offset Address = FC40h   Default = 32'h0000_9157

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	SPEED100	R/W	1	Line Speed Mode When this bit is enabled, The MAC of AX88780 will operate in 100M speed, otherwise it will operate in 10M speed. The line speed must co-operate with setting of PHY. 1 = 100M 0 = 10M
14	-	R/W	0	Reserved, this bit must set to 0 for normal operation
13	-	R/W	0	Reserved, this bit must set to 0 for normal operation.
12	TXFLOW_EN	R/W	1	TX Flow Control If this bit is enabled, MAC will perform TX flow control and send pause on/off frame when receive buffer become low water level. 1 = enable 0 = disable
11	-	R/W	0	Reserved, this bit must set to 0 for normal operation.
10:4	IPGT	R/W	7'h15	Inter Packet Gap time: (IPG) This field defines the back-to-back transmit packet gap for 10.100M only.
3:0	-	R/W	4'h7	Reserved, keep the default value for normal operation.

4.16 MAC_CFG1--MAC Configuration1 Register

Offset Address = FC44h   Default = 32'h0000_6000

Field	Name	Type	Default	Description
31:15	-	R	All 0's	Reserved
14	PUSRULE	R/W	1	Pause Frame Check Rule When this bit is set, AX88780 accepts pause frame that DA can be any value. 1 = don't check DA field. 0 = check DA is equal to "01 80 C2 00 00 01"
13	CRCCHK	R/W	1	Check CRC of received Packet. When this bit is enabled, AX88780 will drop any CRC error packet. 1 = enable 0 = disable
12:7	-	R/W	All 0's	Reserved, keep all bits in '0' for normal operation.
6	DUPLEX	R/W	0	Duplex Mode.

ASIX ELECTRONICS CORPORATION

				1 = Full-Duplex mode
				0 = Half-Duplex mode
5	RXFLW_EN	R/W	0	RX Flow Control2
				To enable RX flow control, driver MUST set this bit & bit8 of RX_CFG.
				1 = enable Rx Flow control
				0 = disable
4:1	-	R/W	4'b0000	Reserved, must set to '0s' for normal operation
0	-	R/W	0	Reserved, must set to '0s' for normal operation

4.17 MAC_CFG2--MAC Configuration2 Register

Offset Address = FC48h   Default = 32'h0000_0100

Field	Name	Type	Default	Description
15:8	-	R/W	8'h01	Reserved, keep this field in default value for normal operation.
7:2	JamLT	R/W	6'h0	Define Jam Limit for backpressure collision account. Normally set this field at 19h. It can avoid HUB port going to partition state due to too many collisions. AX88780 will skip one frame collision backpressure when collision counter equal to JamLT. The collision count will be reset to zero when every transmit frame with no collision or receive a frame with no backpressure collision.
1:0	-	R/W	2'b00	Reserved, must set to '2'b00' for normal operation

4.18 MAC_CFG3--MAC Configuration3 Register

Offset Address = FC4Ch   Default = 32'h0000_060E

Field	Name	Type	Default	Description
15	NOABORT	R/W	0	No Abort When this bit is enabled, MAC will keep retry transmit current frame even excessive collision otherwise it will abort current transmission due to excessive collision. 1 = enable 0 = disable
13:7	IPGR1	R/W	7'h0c	Inter-Frame Gap segment1
6:0	IPGR2	R/W	7'h0E	Inter-Frame Gap segment2

4.19 TXPAUT--TX Pause Time Register

Offset Address= FC54h   Default = 32'h001F_E000

Field	Name	Type	Default	Description
31:23	-	R		Reserved
22:0	TXPVAL	R/W	23'h1F_E000	TX Pause Time out Driver must set this field to 23'h7F_8000 in initial stage for normal operation. It is used to re-transmit a pause-on frame when pause timer expired and receive buffer still not enough.

4.20 RXBTHD0--RX buffer Threshold0 Register

Offset Address= FC58h   Default = 32'h0000_0300

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXLOWB	R/W	11'h300	RX Low-Bound Threshold for Pause Operation This field defines the lower-bound threshold of RX buffer for pause operation. If the flow control is enabled, MAC will refer this field for low bound. The unit is a 16-byte. Diver can properly set this field for performance issue. AX88780 is built 32KB buffer for rx operation, so the combination of RXBTHD0 and RXBTHD1 will affect the performance of receive.

4.21 RXBTHD1--RX Buffer Threshold1 Register

Offset Address= FC5Ch   Default = 32'h0000_0600

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXHIGHB	R/W	11'h600	RX Upper-Bound Threshold for Pause Operation This field defines the upper-bound threshold of rx buffer for pause operation. If the flow control is enabled, MAC will refer this field for upper bound. The unit is a 16-byte. Diver can properly set this field for performance issue.

4.22 RXFULTHD--RX Buffer Full Threshold Register

Offset Address= FC60h   Default = 32'h0000_0100

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXFULB	R/W	11'h100	RX Full Threshold This field defines the least capacity of RX buffer. AX88780 will cause RX full if it remains capacity under this value. The unit is 16-byte.

4.23 MISC—Misc. Control Register

Offset Address= FC68h   Default = 32'h0000_0003

Field	Name	Type	Default	Description
31:6	-	R	All 0's	Reserved
5	WAKE_LNK	R/W	0	WAKE-UP by Link-Up Function If this bit is enabled, MAC will drive wakeup pin whenever there is link-up occurrence. The polarity of wakeup pin is according to bit0 of CMD register. 1= enable 0= disable
4	WAKE_MAG	R/W	0	WAKE-UP by Magic Packet If this bit is enabled, MAC will drive wakeup pin whenever there is magic packet detected by hardware. The polarity of wakeup pin is according to bit0 of CMD register. 1= enable wake-up by magic packet

				0 = disable (default)
3:2	-	R/W	2'b00	Reserved
1	SRST_PHY	R/W	1	Software Reset Internal PHY Driver set this bit to '0' to reset internal PHY. The reset duration is depended on whenever this bit is de-asserted by deriver. 1 = in normal operation 0 = in reset status
0	SRST_MAC	R/W	1	Software Reset MAC Driver set this bit to '0' to reset MAC. The reset duration is depended on whenever this bit is de-asserted by deriver. 1 = in normal operation 0 = in reset status

4.24 MACID0--MAC ID0 Register

Offset Address = FC70h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved.
15:0	MID15_0	R/W	16'h0000	MAC ID Address [15:0]. This field defines lower address bit15 to bit0 of MAC. The MACID0, MACID1 and MACID2 combine into 48-bit MAC address. The MAC address format is [47:0] = {MACID2[15:0], MACID1[15:0], MACID0[15:0]}. If the EEPROM is attached, this field will be auto-loaded from EEPROM after hardware reset.

4.25 MACID1--MAC ID1 Register

Offset Address = FC74h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved.
15:0	MID31_16	R/W	16'h0000	MAC ID Address [31:16].

4.26 MACID2--MAC ID2 Register

Offset Address = FC78h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved.
15:0	MID47_32	R/W	16'h0000	MAC ID Address [47:32].

4.27 TXLEN--TX Length Register

Offset Address = FC7Ch   Default = 32'h0000_05FC

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	MAXTXLEN	R/W	11'h5FC	Max TX packet size This field defines the maximum raw packet size in transmittance. It is not included 4 bytes FCS.

4.28 RXFILTER--RX Packet Filter Register

Offset Address = FC80h   Default = 32'h0000_002C

Field	Name	Type	Default	Description
31:6	-	R	All 0's	Reserved
5	-	R/W	1	Reserved
4	MULTI_HASH	R/W	0	Receive Multicast packet by *lookup hash table*. When this is enabled, AX88780 will receive multicast packet by the hash mapping function. It will refer to HASTAB0, HASHTAB1, HASHTAB2 and HASHTAB3 to look up the table. 1 = enable 0 = disable
3	BROADCAST	R/W	1	Receive Broadcast packet When this bit is enabled, AX88780 will receive the broadcast packet 1 = enable 0 = disable
2	UNICAST	R/W	1	Receive Directed Packet. If this bit is enabled, AX88780 will compare the destination address field of received packet with the address of MAC (refer to MACID0, MACID1, MACID2). When it is matched and good CRC, the packet will be passed to driver. Otherwise it will be dropped. 1 = enable 0 = disable
1	MULTICAST	R/W	0	Receive all Multicast Packets. If this bit is enabled, any multicast packet (good CRC) will be received and passed to driver. 1 = enable 0 = disable
0	RXANY	R/W	0	Receive Anything. If this bit is enabled, any packet whether it is good or fail will be received and passed to driver. 1 = enable 0 = disable

4.29 MDIOCTRL--MDIO Control Register

Offset Address = FC84h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15	WTEN	R/W	0	Write Enable. Driver enables this bit to issue a write cycle to PHY, it will be cleared when finished the write cycle 1 = enable 0 = disable
14	RDEN	R/W	0	Read Enable. Driver enables this bit to issue a read cycle to PHY. This bit will be cleared when finished the read cycle 1 = enable 0 = disable
12:8	PHYCRIDX	R/W	5'b00000	PHY Register Index If driver wants to access PHY, set this field to define the internal register index of PHY.

7:5	-	R	3'b000	Reserved
4:0	PHYID	R/W	5'b00000	PHY ID If driver wants to access PHY, set this field to define the address (ID) of PHY. The address of internal PHY is fixed to 10h

4.30 MDIODP--MDIO Data Port Register

Offset Address = FC88h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	MDPORT	R/W	All 0's	PHY Data Port To or from internal PHY data is put in this field.

4.31 GPIO_CTRL--GPIO Control Register

Offset Address = FC8Ch   Default = 32'h0000_0003

Field	Name	Type	Default	Description
31:10	-	R	All 0's	Reserved
9	GPIO1S	R/W	0	GPIO1 Status This bit stands for the pin status of GPIO1 when it is set to input mode. 1 = high state 0 = low state
8	GPIO0S	R/W	0	GPIO0 Status This bit stands for the pin status of GPIO0 when it is set to input mode. 1 = high state 0 = low state
7:2	-	R	All 0's	Reserved
1	GPIO1DIR	R/W	1	GPIO1 Mode Direction This field defines the direction of GPIO1 pin. 1 = input mode 0 = output mode
0	GPIO0DIR	R/W	1	GPIO0 Mode Direction This field defines the direction of GPIO pin. 1 = input mode 0 = output mode

Note: For output mode, software must set the bit0 or bit1 to output mode then set bit8 or bit9.

4.32 RXINDICATOR--Receive Indicator Register

Offset Address= FC90h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:1	-	R	All 0's	Reserved
0	RXSTART	R/W	0	Receive Start Driver set this bit to start or end receive operation from RX buffer of MAC. 1= Start read RX buffer 0= End read RX buffer

4.33 TXST--TX Status Register

Offset Address = FC94h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:4	-	R	All 0's	Reserved
3	TXD3FAIL	R	0	TX Descriptor3 Transmit Fail When this bit is set 1, it means MAC fails in transmission of descriptor3. This bit will be self-cleared when driver reads TXST register.
2	TXD2FAIL	R	0	TX Descriptor2 Transmit Fail When this bit is set 1, it means MAC fails in transmission of descriptor2. This bit will be self-cleared when driver reads TXST register.
1	TXD1FAIL	R	0	TX Descriptor1 Transmit Fail When this bit is set 1, it means MAC fails in transmission of descriptor1. This bit will be self-cleared when driver reads TXST register.
0	TXD0FAIL	R	0	TX Descriptor0 Transmit Fail When this bit is set 1, it means MAC fails in transmission of descriptor0. This bit will be self-cleared when driver reads TXST register.

4.34 MDCLKPAT--MDC Clock Pattern Register

Offset Address = FCA0h   Default = 32'h0000_8040

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:8	-	R/W	8'h80	Reserved, must set to 8'h80 for normal operation
7:0	MDCPAT	R/W	8'h40	MDC Clock Divide Factor This field defines the divide factor of host clock. AX88780 will refer to this field and generate a low speed clock to PHY.

4.35 RXCHKSUMCNT--RX IP/UDP/TCP Checksum Error Counter

Offset Address = FCA4h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	RXCHKERCNT	R/W	All 0's	RX Checksum Error Counter If the RXCHKSUM field of RX_CFG register is set to '1', MAC will check the checksum of IP, TCP or UDP packet. Whenever there is checksum error detected, this field will be added one.

4.36 RXCRCNT--RX CRC Error Counter

Offset Address = FCA8h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	RXCRCCNT	R/W	All 0's	RX CRC32 Error Counter MAC checks the received packet. If there is a CRC error detect, this field will be added one.

4.37 TXFAILCNT--TX Fail Counter

Offset Address = FCACh   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	TXFILCNT	R/W	All 0's	TX Fail Counter This field records the number of transmitted error for TX packet.

4.38 PROMDPR--EEPROM Data Port Register

Offset Address = FCB0h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	PROMDP	R/W	All 0's	EEPROM Data Port The data to or from EEPROM is set in this field.

4.39 PROMCTRL--EEPROM Control Register

Offset Address= FCB4h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:15	-	R	All 0's	Reserved
14:12	ROM_CMD	R/W	3'b000	EEPROM Command Code. Driver set this field to represent what type command will be send to EEPROM device. 3'b110 = read command 3'b111 = erase command 3'b101 = write command
11	ROM_WT	R/W	0	Write EEPROM Set to '1' to write EEPROM, it will be cleared when MAC finished the write operation.
10	ROM_RD	R/W	0	Read EEPROM Set to '1' to read EEPROM, it will be cleared when MAC finished the read operation. Driver can read PROMDPR register to get the returned data.
9	ROM_RLD	R/W	0	Reload EEPROM Set to '1' to re-load EEPROM, this bit will be cleared when MAC finished loading operation.
8	-	R	0	Reserved
7:0	ROM_ADDR	R/W	8'h00	EEPROM Address Set this field to define the address for serial EEPROM access. (only support 16-bit data access, 93C56 type)

4.40 MAXRXLEN--Max. RX Packet Length Register

Offset Address= FCB8h   Default = 32'h0000_0600

Field	Name	Type	Default	Description
31:11	-	R	All 0's	Reserved
10:0	RXLEN	R/W	11'h600	Max RX Packet length This field defines the max length of received packet. It doesn't include 4-byte CRC.

4.41 HASHTAB0--Hash Table0 Register

Offset Address = FCC0h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	HTAB0	R/W	16'h0000	Hash table: bit15~bit0 Driver sets HASHTAB0, HASHTAB1, HASHTAB2 and HASHTAB3 to define 64-bit hash table. AX88780 will refer this table to check multicast packet if multicast filter is enabled for RX. When AX88780 receives a packet then it extracts the destination address (DA). The DA is calculated by CRC32 algorithm. After the operation, AX88780 will grab the MSB[31:27] of result as hash table index. The range of index is from 0 to 63

4.42 HASHTAB1--Hash Table1 Register

Offset Address = FCC4h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	HTAB1	R/W	16'h0000	Hash table: bit31~bit16

4.43 HASHTAB2--Hash Table2 Register

Offset Address = FCC8h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	HTAB2	R/W	16'h0000	Hash table: bit47~bit32

4.44 HASHTAB3--Hash Table3 Register

Offset Address = FCCCh   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	HTAB3	R/W	16'h0000	Hash table: bit63 ~ bit48

4.45 DOGTHD0—Watch Dog Timer Threshold0 Register

Offset Address = FCE0h   Default = 32'h0000_FFFF

Field	Name	Type	Default	Description
31:16	-	R	All 0's	Reserved
15:0	DOGTH0	R/W	16'hFFFF	Watch Dog Timer Low Word This register and DOGTHD1[7:0] are defined to an expired threshold in

				internal watch dog counter. The threshold {[DOGTHD1, DOGTHD0] is a 24-bit value. To multiply 24-bit value with cycle period of a host clock is the duration.

4.46 DOGTHD1—Watch Dog timer Threshold1 Register

Address = FCE4h   Default = 32'h0000_0000

Field	Name	Type	Default	Description
31:8	-	R	All 0's	Reserved
7:0	DOGTH1	R/W	8'h0	Dog Timer High Byte. This filed and DOGTHD0[15:0] combine to a 24-bit field.

5.0 PHY Register

AX88780 is built a high performance 10/100M PHY for cost-effective. Driver can access these registers of PHY by in-directed mechanism. For write operation, software firstly sets data to MDIODP register, then sets index and write enable bit to MDIOCTRL register. AX88780 will access PHY by internal interface and clear the write enable bit whenever the operation finished.   For read operation, driver sets the index and read enable bit to MDIOCTRL register, then polls the read-enable bit. The returned data will be put in MDIODP register whenever the read-enable bit is cleared.

Table 9 : PHY Register Mapping

Index	Name	Description
00h	BMCR	Basic Mode Control Register
01h	BMSR	Basic Mode Status Register
02h	PHYIDR0	PHY Identifier 0 Register
03h	PHYIDR1	PHY Identifier 1 Register
04h	ANAR	Auto-negotiation Advertisement Register
05h	ANLPAR	Auto-negotiation Link Partner Ability Register
06h	ANER	Auto-negotiation Expansion Register

The following abbreviations apply to below sections for detained register description.

Access type
R = read only
RW= read/write

Attribute:
LL = latch low
LH = latch high
SC = Self-clearing
PS = Value is permanently set
X = don't care

5.1 BMCR--Basic Mode Control Register

Index = 00h

Field	Name	Type	Default	Description
15	PHYRST	R/W	0, SC	Soft reset: 1 = software reset PHY, this bit will be cleared when reset finish. 0 = normal operation
14	LOOPBACK	R/W	0	Loop back operation: 1 = Loop back enable 0 = Loop back disable
13	SPDSEL	R/W	1	Speed selection: 1 = 100Mb/s 0 = 10Mb/s
12	AUTONEG_EN	RW	1	Auto-negotiation enable: 1 = enable, bit8 and bit13 will be ignored when this bit is enabled. 0 = disable, bit8 and bit13 of this register determine the link speed and mode.
11	PHYPWDN	R/W	0	Power down: 1 = power-down enable 0 = normal operation
10	-	R	0	Reserved
9	AUTONEG_RS	R/W	0	Auto-negotiation restart: 1=Restart auto-negotiation, this bit will be cleared when finish

ASIX ELECTRONICS CORPORATION

8	DPLX	R/W	1	Duplex mode: 1=Full-duplex operation 0= Normal operation
7	COLTST	R/W	0	Collision test: 1=Enable collision test 0= Normal operation
6:0	-	R	X	Reserved

				negotiation. 0=normal operation

5.2 BMSR--Basic Mode Status Register

Index = 01h

Field	Name	Type	Default	Description
15	100BCAP	R	0, PS	100Base-T4 capability 0 = AX88780 is not able to execute 100 BASE-T4 mode.
14	100BFUL	R	1, PS	100BASE-TX full-duplex capability: 1= AX88780 is able to perform in 100BASE-TX full-duplex mode.
13	100BHAF	R	1, PS	100BASE-TX half-duplex capability: 1 = AX88780 is able to perform in 100BASE-TX half-duplex mode.
12	10BFUL	R	1, PS	10BASE-T full-duplex capability: 1 = AX88780 is able to perform in 10BASE-T full-duplex mode.
11	10BHAF	R	1, PS	10BASE-T half-duplex capability: 1 = AX88780 is able to perform in 10BASE-T half-duplex mode.
10:7	-	R	All 0's	Reserved, default 4'b0000
6	MFPS	R	0, PS	Management frame preamble suppression: 0 = AX88780 will not accept management frames with preamble suppressed.
5	AUTONEST	R	0	Auto negotiation completion: 1 = auto-negotiation process is complete. 0 = auto-negotiation process is not completed
4	RFST	RC	0, LH	Remote fault status: 1 = The link partner signals a far-end fault, read to clear. 0 = Remote fault condition is not detected
3	AUTOCFG	R	1, PS	Auto configuration ability: 1 = AX88780 is able to perform auto-negotiation
2	LNKST	R	0, LL	Link status: 1= Valid link is established, (100Mb/s or 10Mb/s operation) 0= Valid link is not established
1	JABDET	R	0, LH	Jabber detection: 1= Jabber condition is detected. 0 = Jabber condition is not detected
0	EXTCAP	R	1, PS	Extended capability: 1= Extended register capable 0= Basic register capability only.

5.3 PHYIDR0--PHY Identifier 0 Register

Index = 02h

Field	Name	Type	Default	Description
15:0	OUIMSB	R	16'h003B PS	OUI most significant bits. Bits 3 to 18 of the OUI are mapped to bits 15 to 0 of this register respectively. The most significant two bits of the OUI are ignored

5.4 PHYIDR1--PHY Identifier 1 Register

Index = 03h

Field	Name	Type	Default	Description	Default
15:10	OUILSB	R	6'b000110	OUI lease significant bits.	16'h1831
9:4	MANMODE	R	6'b000011	Manufacture's mode number	PS
3:0	RECNUM	R	4'b0001	Revision number	

5.5 ANAR--Auto-negotiation Advertisement Register

Index = 04h

Field	Name	Type	Default	Description
15	NXTP	R	0, PS	Next page indication: Not support
14	-	R	0	Reserved
13	-	R	0	Remote fault: Not support fault condition detected.
12:11	-	R	X	Reserved
10	PF	R/W	0	Pause function: AX88780 does not support this function in PHY layer. The pause function will support with MAC operation.
9	100BSUP	R	0, PS	100BASE-T4 support: Not support
8	100BFULSUP	R/W	1	100BASE-TX full-duplex support: 1=enable 100BASE-TX full duplex 0=disable 100BASE-TX full-duplex
7	100BHAFSUP	R/W	1	100BASE-TX half-duplex support: 1=enable 100BASE-TX half-duplex 0=disable 100BASE-TX half-duplex.
6	10BFULSUP	R/W	1	10BASE-T full-duplex support: 1=enable 10BASE-T full-duplex 0=disable 10BASE-T full duplex.
5	10BHAFSUP	R/W	1	10BASE-T half-duplex support: 1=enable 10BASE-T half-duplex 0=disable 10BASE-T half-duplex.
4:0	PROSEL	R/W	5'b00001	Protocol selection bits: AX88780 support IEEE 802.3u CSMA/CD.

5.6 ANLPAR--Auto-negotiation Link Partner Ability Register

Index = 05h

Field	Name	Type	Default	Description
15	PNRNXT	R	0	Next page indication: 1= Link partner is next page enabled. 0= Link partner is not next page enabled
14	PNRACK	R	0	Acknowledgement: 1= Link partner ability for reception of data word is acknowledged 0= Link partner ability for reception of data word is not acknowledged.
13	PNRRF	R	0	Remote fault: (from link partner view)

				1= Remote fault is indicated by link partner.
				0= Remote fault is not indicated by link partner.
12:11	-	R	2'b00	Reserved
10	PNRPAUS	R	0	Pause: 1= Pause operation is supported by link partner. 0= Pause operation is not support by link partner.
9	PNR100B	R	0	100Base-T4 support: 1 = 100Base-T4 is supported by link partner. 0 = 100Base-T4 is not supported by link partner.
8	PNR100BFUL	R	0	100BASE-TX full-duplex support: 1 = 100BASE-T full-duplex is supported by link partner. 0 = 100BASE-TX full-duplex is not supported by link partner.
7	PNR100BHAF	R	0	100BASE-TX half-duplex support: 1 = 100BASE-TX half-duplex is supported by link partner. 0 = 100BASE-TX half-duplex is not supported by link partner.
6	PNR10BFUL	R	0	10BASE-T full-duplex support: 1 = 10BASE-T full-duplex is supported by link partner. 0 = 10BASE-T full-duplex is not supported by link partner.
5	PNR10BHAF	R	0	10BASE-T half-duplex support: 1 = 10BASE-T half-duplex is supported by link partner. 0 = 10BASE-T half-duplex is not supported by link partner.
4:0	PNRPROSEL	R	5'b00000	Protocol selection bits: Link partner's binary encoded protocol selector.

5.7 ANER--Auto-negotiation Expansion Register

Index = 06h

Field	Name	Type	Default	Description
15:5	-	R	All 0's	Reserved,
4	PARDETF	R	0, LH	Parallel detection fault: 1 = Fault is detected via parallel detection function 0 = Fault is not detected
3	LNKPNRNXT	R	0	Link partner next page enable: 1 = Link partner is next page enabled 0 = Link partner is not next page enabled.
2	PHYNXTPG	R	0, PS	PHY next page enable: 1 = PHY is next page enabled 0 = PHY is not next page enabled.
1	NPREC	R	0, LH	New page reception: 1 = New page is received 0 = New page is not received.
0	LNKPNRAN	R	0	Link partner auto-negotiation enable: 1 = Auto-negotiation is supported by link partner, 0 = Auto-negotiation is not supported by link partner.

6.0 Electrical Specification and Timings

6.1 DC Characteristics

6.1.1 Absolute Maximum Ratings

Symbol	Description	Min	Max	Units
T_{STG}	Storage Temperature	-40	+150	°C
VCC3	Power supply of 3.3V IO	-0.3	VCC33 + 0.3	V
VCC3R	Power supply of 3.3V IO for regulator	-0.3	VCC3R + 0.3	V
VCC2	Power supply of 2.5V IO	-0.3	VCC25 + 0.3	V
VCC2A	Power supply of 2.5V for analog core	-0.3	VCC2A + 0.3	V
V_{I3}	Input 3.3Vvoltage with 5V tolerance	-0.3	+5.5	V
V_{I2}	Input 2.5V voltage with 3.3V tolerance	-0.3	+3.9	V

Note: Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to Absolute Maximum Ratings conditions for extended period, adversely affect device life and reliability.

6.1.2 General Operation Conditions

Symbol	Description	Min	Typ	Max	Units
Tj	Junction temperature	0	-	115	°C
VCC2	Supply Voltage of 2.5V	2.25	2.5	2.75	V
VCC3	Supply Voltage of 3.3V	3.0	3.3	3.6	V
VCC3R	Supply voltage of 3.3V for regulator	3.0	3.3	3.6	V
VCC2A	Supply voltage of 2.5V for analogy core	2.25	2.5	2.75	V
V_{I3}	Input voltage of 3.3V with 5V tolerance	0	3.3	5.25	V
V_{I2}	Input voltage of 2.5V with 3.3V tolerance	0	2.5	3.6	V

6.1.3 Leakage Current and Capacitance

Symbol	Description	Min	Typ	Max	Units
I_{IN}	Input Leakage Current	-10	±1	+10	μA
I_{OZ}	Tri-state leakage current	-10	±1	+10	μA
C_{OUT}	Output capacitance	-	3.1	-	pF
C_{BID}	Bi-directional buffer capacitance	-	3.1	-	pF

6.1.4 DC Characteristics of 2.5V IO Pins

Symbol	Description	Min	Typ	Max	Units
VCC2	Power supply of 2.5V IO	2.25	2.5	2.75	V
Vil	Input low voltage	-	-	0.7	V
Vih	Input high voltage	1.7	-	-	V
Vol	Output low voltage	-	-	0.4	V
Voh	Output high voltage	2.4			V
Rpu	Input pull-up resistance	-	75	-	KΩ
Rpd	Input pull-down resistance	-	75	-	KΩ

6.1.5 DC Characteristics of 3.3V IO Pins

Symbol	Description	Min	Typ	Max	Units
VCC3	Power supply of 3.3V IO	3.0	3.3	3.6	V
Vil	Input low voltage	-	-	0.78	V
Vih	Input high voltage	2.0	-	-	V
Vol	Output low voltage	-	-	0.4	V
Voh	Output high voltage	2.4			V
Rpu	Input pull-up resistance	-	75	-	KΩ
Rpd	Input pull-down resistance	-	75	-	KΩ

6.1.6 Transmission Characteristics

Symbol	Description	Conditions	Min.	Typ.	Max.	Units
Vpp	Peak-to-Peak differential output voltage	10BASE-T mode	4.5	5	5.5	V
2xVtxa	Peak-to-Peak differential output voltage, 2xVtxa	100BASE-TX	1.9	2	2.1	V
T_r/T_f	Signal rising/falling time	100BASE-TX	3	4	5	ns
T_{jit}	Output jitter	100BASE-TX			1.4	ns
Vtxov	Overshoot	100BASE-TX			5	%

6.1.7 Reception Characteristics

Symbol	Description	Conditions	Min.	Typ.	Max.	Units
R_{imp}	Reception impedance		5			KΩ
Vsqu	Differential squelch voltage	10BASE-TX	300	400	500	mV
Vcom	Common mode input voltage		1.2	1.6	2	V
L_{free}	Max error-free cable length		100			Meter

Figure 6 : Transmit waveform specification

6.1.8 Power Consumption

Symbol	Description	Min	Typ	Max	Units
I_{VCC2}	Current consumption of VCC2, 2.5V Power On with auto-negotiation	-	220	-	mA
	Current consumption of VCC2, 2.5V 10M with traffic	-	200	-	mA
	Current consumption of VCC2, 2.5V 100M with traffic	-	157	-	mA
I_{VCC3}	Current consumption of VCC3, 3.3V Power On with auto-negotiation	-	2.5	-	mA
	Current consumption of VCC3, 3.3V 10M with traffic	-	2.5	-	mA
	Current consumption of VCC3, 3.3V 100M with traffic	-	2.7	-	mA

Note Based on 125M HCLK reference clock

6.1.9 Thermal Characteristics

A. Testing Condition

Environment	
PCB Layer (2S2P)	4
Maximum junction temperature (^{o}C) -- T_J	125
Ambient temperature (^{o}C) -- T_A	65
Input Power (W) -- P	1

B. Junction to ambient thermal resistance

Symbol	Min	Typ	Max	Units
θ_{JA} (0 m/s airflow)[1]	-	46.3	-	^{o}C/W
θ_{JA} (1 m/s airflow)	-	40.3	-	^{o}C/W
θ_{JA} (2 m/s airflow)	-	38.6	-	^{o}C/W
θ_{JA} (3 m/s airflow)	-	37.5	-	^{o}C/W

1: Note θ_{JA} defined as below

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

θ_{JA} : thermal resistance

T_J : junction temperature

T_A: ambient temperature

P : input power (watts)

$T_J = T_A + (P \times \theta_{JA})$

C. Power Dissipation

Air Flow (m/s)	0	1	2	3
Power Dissipation (watt)	1.29	1.48	1.55	1.6

6.2 A.C. Timing Characteristics

6.2.1 Host Clock

A. Host site reference clock

Description	Min	Typ.	Max	Units
Reference frequency	-	100	-	MHz
Reference clock duty cycle	40	50	60	%

B. PHY site reference clock

Description	Min	Typ.	Max	Units
Reference frequency	25 - 0005%	25	25 + 0.005%	MHz
Reference clock duty cycle	40	50	60	%

6.2.2 Reset Timing

Symbol	Description	Min	Typ.	Max	Units
Trst	Reset pulse width	2	-	-	ms

6.2.3 Host Single Write Timing

Symbol	Description	Min	Typ.	Max	Units
Tsetup	CSN,WEN to HCLK setup timing	6	-	-	ns
Tar	HA exceed to WEN timing	0			HCLK
Tad	HA exceed to WEN timing	0			HCLK
Tvalid_cycle	A Valid write cycle timing	3	-	-	HCLK

6.2.4 Host Fast Write Timing

Symbol	Description	Min	Typ.	Max	Units
Twen	Valid write cycle timing	3	-	-	HCLK
Tidle	WEN de-asserted timing	1			HCLK

6.2.5 Host Single Read Timing

Symbol	Description	Min	Typ.	Max	Units
Tsetup	CSN,OEN to HCLK setup timing	4	-	-	ns
Tar	HA exceed to OEN timing	0			HCLK
Tad	HA exceed to OEN timing	0			HCLK
Tvalid_data	Available data to OEN timing	3	-	-	HCLK

6.2.6 Host Fast Read Timing

Symbol	Description	Min	Typ.	Max	Units
Tvalid_data	Available data to OEN timing	3	-	-	HCLK
Tidle	OEN de-asserted timing	1	-	-	HCLK

6.2.7 MII Receive Timing (100Mb/s)

Symbol	Description	Min	Typ.	Max	Units
Trxclk	RXCLK clock cycle time*		40		ns
Tsetup	RXD[3:0] RXDV setup time for RXCLK	5	-	-	ns
Thold	RXD[3:0], RXDV hold timing for RXCLK	3	-	-	ns

6.2.8 MII Transmit Timing (100Mbps)

ASIX ELECTRONICS CORPORATION

Symbol	Description	Min	Typ.	Max	Units
Ttxclk	TXCLK reference clock*		40	-	ns
Tdelay	TXD[3:0], TXEN delay timing for TXCLK		-	10	ns
Tsetup	TXD[3:0], TXEN setup time	28			ns
Thold	TXD[3:0], TXEN hold time	5			ns

*Note: for 10Mbps, the typical value of Ttxclk shall scale to 400ns

6.2.9 MDIO Timing

Symbol	Description	Min	Typ.	Max	Units
Tclk	MDC clock timing*		2144	-	ns
Tod	MDC falling edge to MDIO output delay		-	32	ns
Ts	MDIO data input setup timing	10	-	-	ns
Th	MDIO data input hold timing	4	-	-	ns

*Note: hclk is 66MHz case.

6.2.10 Serial EEPROM Timing

Symbol	Description	Min	Typ.	Max	Units
Tclk	EECLK clock timing*		2192	-	ns
Tod	EECLK falling edge to EEDI output delay		-	5	ns
Ts	EEDO data input setup timing	10	-	-	ns
Th	EEDO data input hold timing	16	-	-	ns
Tscs	EECS output valid to EECLK rising edge	1040			ns
Thcs	EECLK falling edge to EECS invalid timing	0			ns
Tlcs	Minimum EECS low timing	-	1040	-	ns

*Note: hclk is 66MHz case.

7.0 Package Information

SYMBOL	MILIMETER		
	MIN.	**NOM**	**MAX**
A1	0.05	0.1	
A2	1.35	1.4	1.45
A			1.6
b	0.13	0.18	0.23
D	13.90	14.00	14.10
E	13.90	14.00	14.10
e		0.40	
Hd	15.85	16.00	16.15
He	15.85	16.00	16.15
L	0.45	0.60	0.75
L1		1.00	
θ	0		7

Ordering Information

AX88780	L	F
Product name	**Package LQFP**	**F: Lead Free**

    ASIX ELECTRONICS CORPORATION

Appendix

Revision History

Revision	Date	Comment
V1.0	Oct/4/2005	1. First edition

4F, NO.8, HSIN ANN RD., HSINCHU SCIENCE PARK,
HSINCHU, TAIWAN, R.O.C.

TEL: 886-3-5799500
FAX: 886-3-5799558

Email: support@asix.com.tw
Web: http://www.asix.com.tw