## Features

- Advanced performance by dynamic self calibration principle
- High sensitivity
- Single chip solution
- Symmetrical thresholds
- High resistance to Piezo effects
- South and north pole pre-induction possible
- low cut-off frequency
- Digital output signal
- Two-wire and three-wire configuration possible
- Wide operating temperature range
- Fast start-up time
- Large operating air-gaps
- Reverse voltage protection at Vs- PIN
- Short- circuit and over temperature protection of output
- No external filter capacitor required (TLE4925C)
- Digital output signal (voltage interface)
- Module style package with two 4.7nF integrated capacitors (TLE4925C)


Figure 1: Pin configuration in P-SSO-3-6 and P-SSO-3-9

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{S}$ | Supply Voltage |
| 2 | GND | Ground |
| 3 | Q | Open Drain Output |

## General Information

The TLE4925/TLE4925C is an active Hall sensor suited to detects the motion and position of ferromagnetic and permanent magnet structures. An additional selfcalibration module has been implemented to achieve optimum accuracy during normal running operation. It comes in a three-pin package for the supply voltage and an open drain output.

## Functional Description

The differential Hall sensor IC detects the motion and position of ferromagnetic and permanent magnet structures by measuring the differential flux density of the magnetic field. To detect ferromagnetic objects the magnetic field must be provided by a back biasing permanent magnet (south or north pole of the magnet attached to the rear unmarked side of the IC package).

Offset cancellation is achieved by advanced digital signal processing. Immediately after power-on motion is detected (start-up mode). After a few transitions the sensor has finished self-calibration and switches to a high-accuracy mode (running mode). In running mode switching occurs at signal zero-crossing of the arithmetic mean of max and min value of magnetic differential signal. $\Delta \mathrm{B}$ is defined as difference between hall plate 1 and hall plate 2.


Figure 2: Block Diagram of TLE4925/TLE4925C

## Circuit Description

The TLE4925/TLE4925C is comprised of a supply voltage regulator, a pair of hall probes, spaced at 2.5 mm , differential amplifier, noise-shaping filter, comparator, advanced digital signal processor (DSP), A/D and D/A converter and an open drain output.

## Startup mode:

The differential signal is digitized in the $A / D$ converter and fed into the dsp part of the circuit. There a rising or falling transition is detected and the output stage is triggered accordingly. As the signal is not offset compensated at this time, the output does not neccessarily switch at zero-crossing of the magnetic signal. Signal peaks are also detected in the digital circuit and their arithmetic mean value can be calculated. The offset of this mean value is determined and fed into the offset cancellation DAC. This procedure can be repeated with increasing accuracy. After few increments the IC is switched into the high accuracy running mode.

## Running mode:

In running mode the output is triggered by the comparator. An offset cancellation feedback loop is formed by the A/D converter, dsp and offset cancellation D/A converter. In running mode switching always occurs at zero-crossing. It is only affected by the (small) remaining offset of the comparator and by the remaining propagation delay time of the signal path, mainly determined by the noise-shaping filter. Nevertheless signals below a defined threshold are not detected to avoid unwanted parasitic switching.


Figure 3: Startup of the device
At transition from startup-mode to running mode switching timing is moving from low-accuracv to hiah accuracv zero-crossina.

### 1.1 Absolute Maximum Ratings

| No. | Parameter | Symbol | min | Typ | max | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1.1.1 | Supply voltage | $\mathrm{V}_{\text {s }}$ | $\begin{aligned} & -18 \\ & -24 \\ & -26 \\ & -28 \end{aligned}$ |  | $\begin{aligned} & 18 \\ & 24 \\ & 26 \\ & 28 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | 1h with $R_{\text {Series }} \geq 200 \Omega^{1}$ <br> 5 min with $\mathrm{R}_{\text {Series }} \geq 200 \Omega^{1}$ <br> 1 min with $R_{\text {Series }} \geq 200 \Omega^{1}$ |
| 1.1.2 | Supply current | Is | -10 |  | 25 | mA | - |
| 1.1.3 | Output OFF voltage | $\mathrm{V}_{0}$ | $\begin{aligned} & \hline-0.3 \\ & -0.3 \\ & -0.3 \\ & -1.0 \end{aligned}$ |  | $\begin{aligned} & \hline 18 \\ & 24 \\ & 26 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | 1h with $\mathrm{R}_{\text {Load }} \geq 500 \Omega$ <br> 5 min with $\mathrm{R}_{\text {Load }} \geq 500 \Omega$ <br> 1h (protected by internal <br> series resistor) |
| 1.1.4 | Output ON voltage | $V_{Q}$ |  |  | 16 <br> 18 <br> 24 | v <br> V <br> v | Current internal limited by short circuit protection (72h @ $\mathrm{T}_{\mathrm{A}}<40^{\circ} \mathrm{C}$ ). <br> Current internal limited by short circuit protection (1h @ $\mathrm{T}_{\mathrm{A}}<40^{\circ} \mathrm{C}$ ). <br> Current internal limited by short circuit protection ( $1 \mathrm{~min} @ \mathrm{~T}_{\mathrm{A}}<40^{\circ} \mathrm{C}$ ). |
| 1.1.5 | Continuous output current | $\mathrm{I}_{0}$ | -50 |  | 50 | mA | - |
| 1.1.6 | Junction temperature | $\mathrm{T}_{\mathrm{j}}$ | -40 |  | $\begin{aligned} & 155 \\ & 165 \\ & 175 \\ & 195 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ | 2000h (not additive) 1000h (not additive) 168 h (not additive) $3 \times 1 \mathrm{~h}$ (additive to the other life times). |
| 1.1.7 | Storage temperature | $\mathrm{T}_{\text {s }}$ | -40 |  | 150 | ${ }^{\circ} \mathrm{C}$ | - |
| 1.1.8 | Thermal resistance junction-air for $\begin{aligned} & \text { P-SSO-3-6 } \\ & \text { P-SSO-3-9 } \end{aligned}$ | $\mathrm{R}_{\text {th JA }}$ |  |  | 190 | K/W | Lower values are possible with overmoulded devices. |

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[^0]1.2 Electro Magnetic Compatibility - (values depend on $R_{\text {Series! }}$ )

Ref. ISO 7637-1; see test circuit of figure 4 and 5 ;
$\Delta B_{P P}=10 \mathrm{mT}$ (ideal sinusoidal signal); $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{f}_{\mathrm{B}}=1000 \mathrm{~Hz} ; \mathrm{T}=25^{\circ} \mathrm{C} ; \mathrm{R}_{\text {Series }} \geq 200 \Omega$;

| No. | Parameter | Symbol | Level/typ | Status |
| :---: | :---: | :---: | :---: | :---: |
| 1.2.1 | Testpulse 1 | V $_{\text {EMC }}$ | IV $/-100 \mathrm{~V}$ | $\mathrm{C}^{2}$ |
|  | Testpulse 2 |  | $\mathrm{IV} / 100 \mathrm{~V}$ | $\mathrm{C}^{2}$ |
|  | Testpulse 3a |  | $\mathrm{IV} /-150 \mathrm{~V}$ | A |
|  | Testpulse 3b |  | $\mathrm{IV} / 100 \mathrm{~V}$ | A |
|  | Testpulse 4 |  | $\mathrm{IV} /-7 \mathrm{~V}$ | A |
|  | Testpulse 5 |  | $\mathrm{IV} / 86.5 \mathrm{~V}$ | C |

Note: Test criteria for status A: No missing pulse no additional pulse on the IC output signal plus duty cycle and jitter are in the specification limits.
Test criteria for status B: No missing pulse no additional pulse on the IC output signal.
(Output signal "OFF" means switching to the voltage of the pull-up resistor).
Test criteria for status C: One or more parameter can be out of specification during the exposure but returns automatically to normal operation after exposure is removed.
Test criteria for status E: IC destroyed.

Ref. ISO 7637-3; TP 1 and TP 2 ref. DIN 40839-3; see test circuit of figure 4 and 5;
$\Delta B_{P P}=10 \mathrm{mT}$ (ideal sinusoidal signal); $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{f}_{\mathrm{B}}=1000 \mathrm{~Hz} ; \mathrm{T}=25^{\circ} \mathrm{C} ; \mathrm{R}_{\text {Series }} \geq 200 \Omega$;

| No. | Parameter | Symbol | Level/typ | Status |
| :---: | :---: | :---: | :---: | :---: |
| 1.2 .2 | Testpulse 1 | V $_{\text {EMC }}$ | IV $/-30 \mathrm{~V}$ | A |
|  | Testpulse 2 |  | IV $/ 30 \mathrm{~V}$ | A |
|  | Testpulse 3a |  | $\mathrm{IV} /-60 \mathrm{~V}$ | A |
|  | Testpulse 3b |  | $\mathrm{IV} / 40 \mathrm{~V}$ | A |

Ref. ISO 11452-3; see test circuit of figure 4 and 5; measured in TEM-cell;
$\Delta B_{P P}=4 \mathrm{mT}$ (ideal sinusoidal signal); $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} \pm 0,5 \mathrm{~V}, \mathrm{f}_{\mathrm{B}}=200 \mathrm{~Hz} ; \mathrm{T}=25^{\circ} \mathrm{C} ; \mathrm{R}_{\text {series }} \geq 200 \Omega$;

| No. | Parameter | Symbol | Level/max | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 1.2 .3 | EMC field strength | $\mathrm{E}_{\text {TEM-Cell }}$ | $\mathrm{IV} / 200 \mathrm{~V} / \mathrm{m}$ | $\mathrm{AM}=80 \%, \mathrm{f}=1 \mathrm{kHz} ;$ |

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Test condition for the trigger window: $\mathrm{E}_{\mathrm{i} \text {-fillo }}=200 \mathrm{~Hz}, B_{p p}=4 \mathrm{mT}$, vertical limits are $\pm 200 \mathrm{mV}$ and horizontal limits are $\pm 200 \mu \mathrm{~s}$.

[^1]
### 1.3 ESD Protection

| No. | Parameter | Symbol |  | $\max$ | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 1.3 .1 | ESD - protection |  |  |  |  | According to standard |
|  | P-SSO-3-9 | V $_{\text {ESD }}$ |  | $\pm 8$ | kV | EIA/JESD22-A114-B |
|  | P-SSO-3-6 |  |  | $\pm 6$ | kV | Human Body Model <br>  |
|  |  |  |  |  |  | (HBM). |



Figure 4: Test Circuit for EMC tests (TLE4925C) - P-SSO-3-9 Package


Figure 5: Test Circuit for EMC tests (TLE4925) - P-SSO-3-6 Package

### 2.1 Operating Range

| No. | Parameter | Symbol | min | typ | max | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 2.1.1 | Supply voltage | $\mathrm{V}_{\mathrm{s}}$ | 3.3 |  | 18 | V | Continuous |
|  |  |  |  |  |  |  |  |

Note: Unless otherwise noted, all temperatures refer to junction temperature.
For the supply voltage lower than $28 \mathrm{~V}\left(R_{\text {series }} \geq 200 \Omega\right.$ ) and junction temperature lower than $195^{\circ} \mathrm{C}$ the magnetic and $A C / D C$ characteristics can exceed the specification limits.

[^2]PRELIMINARY

### 2.2 AC/DC Characteristics

Over operating range, unless otherwise specified. Typical values correspond to $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| No. | Parameter | Symbol | min | typ | max | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2.2.1 | Supply current | $I_{s}$ | 3 | 6.8 | 9 | mA | - |
| 2.2.2 | Supply current @ 3.3V | $\mathrm{I}_{\text {SVmin }}$ | 3 | 6.7 | 8 | mA | $\mathrm{V}_{\mathrm{s}}=3.3 \mathrm{~V}$ |
| 2.2.3 | Supply current @ 24V | $\mathrm{I}_{\text {max }}$ | 3 | 7 | 9.5 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{s}}=24 \mathrm{~V} \\ & \mathrm{R}_{\text {Series }} \geq 200 \Omega \end{aligned}$ |
| 2.2.4 | Output saturation voltage | $\mathrm{V}_{\text {asat }}$ |  | 0.25 | 0.6 | V | $\mathrm{I}_{\mathrm{Q}}=20 \mathrm{~mA}$ |
| 2.2.5 | Output leakage current | $\mathrm{l}_{\text {leak }}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{Q}}=18 \mathrm{~V}$ |
| 2.2.6 | Current limit for short- <br> Circuit protection | $\mathrm{l}_{\text {ashort }}$ | 30 | 60 | 80 | mA |  |
| 2.2.7 | Junction temperature limit for output protection | $\mathrm{T}_{\text {prot }}$ | 195 | 210 | 230 | ${ }^{\circ} \mathrm{C}$ | - |
| 2.2.8 | Output rise time TLE4925C (P-SSO-3-9) TLE4925 (P-SSO-3-6) | $\mathrm{tr}^{4}$ |  | 12 <br> 12 | 20 <br> 20 | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\text {Load }}=4.5 \text { to } 24 \mathrm{~V} \\ & \mathrm{R}_{\text {Load }}=1.2 \mathrm{k} \Omega ; \\ & \mathrm{C}_{\text {Load }}=4.7 \mathrm{nF} \text { included } \end{aligned}$ <br> in package. $\begin{aligned} & \mathrm{V}_{\text {Load }}=4.5 \text { to } 24 \mathrm{~V} \\ & \mathrm{R}_{\text {Load }}=1.2 \mathrm{k} \Omega ; \\ & \mathrm{C}_{\text {Load }}=4.7 \mathrm{nF} \\ & \text { external capacitor. } \end{aligned}$ |
| 2.2.9 | Output fall time TLE4925C (P-SSO-3-9) TLE4925 (P-SSO-3-6) | $\mathrm{t}_{\mathrm{t}}^{5}$ | $\begin{gathered} 0.5 \\ 0.65 \\ \\ \\ 0.5 \\ 0.65 \end{gathered}$ | $\begin{gathered} 0.9 \\ 1.15 \\ \\ 0.9 \\ 1.15 \end{gathered}$ | $\begin{gathered} 1.3 \\ 1.65 \\ \\ \\ 1.3 \\ 1.65 \end{gathered}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\text {Lood }}=5 \mathrm{~V} \\ & \mathrm{~V}_{\text {Looad }}=12 \mathrm{~V} \\ & \mathrm{R}_{\text {Lood }}=1.2 \mathrm{k} \Omega ; \\ & \mathrm{C}_{\text {Load }}=4.7 \mathrm{nF} \text { included } \\ & \text { in package. } \\ & \mathrm{V}_{\text {Looad }}=5 \mathrm{~V} \\ & \mathrm{~V}_{\text {Load }}=12 \mathrm{~V} \\ & \mathrm{R}_{\text {Lood }}=1.2 \mathrm{k} \Omega ; \\ & \mathrm{C}_{\text {Looad }}=4.7 \mathrm{nF} \\ & \text { external capacitor. } \\ & \hline \end{aligned}$ |

[^3]| 2.2.10 | delay time | $t_{d}$ | 7 | 12.5 | $\begin{gathered} 18 \\ 20^{6} \end{gathered}$ | $\mu \mathrm{S}$ $\mu \mathrm{s}$ | Only valid for $\mathrm{Tj}=25^{\circ} \mathrm{C}$. <br> Valid for $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ till $\mathrm{Tj}=175^{\circ} \mathrm{C}$. <br> Higher magnetic slopes and overshoots reduce $t_{d}$, because the signal is filtered internal. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2.2.11 | Temperature drift of delay time of output to magnetic edge | $\Delta t_{\text {d }}$ | -6 | $3^{7}$ | 6 | $\mu \mathrm{s}$ | Time over specified temperature range; not additional to $t_{d}$ |
| 2.2.12 | Frequency range | f | 0.001 |  | 8 | kHz | Operation below $1 \mathrm{~Hz}^{8}$ |
| 2.2.13 | Oscillator frequency | $\mathrm{f}_{\text {osc }}$ | 1.08 | 1.34 | 1.68 | MHz | - |
| 2.2.14 | Offset recalibration time after last output change | $\mathrm{t}_{\text {reset }}$ | 625 | 780 | 970 | ms | Output locked to state before recalibration |
| 2.2.15 | Clamping voltage $\mathrm{V}_{\mathrm{S}}-\mathrm{Pin}$ | $\mathrm{V}_{\text {Sclamp }}$ | 24 | 27.5 |  | V | $\mathrm{I}_{\mathrm{S}}=20 \mathrm{~mA}<5 \mathrm{~min}$. |
| 2.2.16 | Clamping voltage Q- Pin | $\mathrm{V}_{\text {aclamp }}$ | 24 | 27.5 |  | V | $\mathrm{I}_{\mathrm{Q}}=20 \mathrm{~mA}<5 \mathrm{~min}$. |
| 2.2.17 | Analog reset voltage | $V_{\text {sReset }}$ |  | 2.35 | 2.9 | V | - |

Note: The listed $A C / D C$ and magnetic characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not other specified, typical characteristics apply at $\mathrm{T}_{j}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{s}=12 \mathrm{~V}$.

### 2.3 Magnetic Characteristics in Running Mode

| No. | Parameter | Symbol | $\min$ | typ | $\max$ | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 2.3 .1 | Bias preinduction | $\mathrm{B}_{0}$ | -500 |  | 500 | mT | - |
| 2.3 .2 | Differential bias induction | $\Delta \mathrm{B}_{0}$ | -30 |  | 30 | mT | - |
| 2.3 .3 | Minimum signal <br> amplitude | $\left\|\Delta \mathrm{B}_{\min }\right\|$ | 0.55 |  | 1.5 | mT | 9 |
| 2.3 .4 | Maximum signal <br> amplitude | $\left\|\Delta \mathrm{B}_{\max }\right\|$ |  |  | 100 | mT | Additional to $\mathrm{B}_{0}{ }^{10}$ |
| 2.3 .5 | Resistivity against <br> mechanical stress (piezo) | $\left\|\Delta \mathrm{B}_{\min }\right\|$ | -0.2 |  | 0.2 | mT | $\mathrm{F}=2 \mathrm{~N}$ |

[^4]Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_{j}=25^{\circ} \mathrm{C}$ and the given supply voltage.

### 3.1 Self-calibration Characteristics

| No. | Parameter | Symbol | min | typ | max | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.1.1 | No. of transitions for signal output at startup (startup mode) | $\mathrm{n}_{\text {Start }}$ |  |  | 2 | - | - |
| 3.1 .2 | No. of transitions for entering running mode | $\mathrm{n}_{\text {calib }}$ |  |  | 7 | - | Low accuracy of switching timing permitted |
| 3.1.3 | Duty cycle in running mode ${ }^{11}$ | Dty | $45^{7}$ | $50^{7}$ | $55^{7}$ | \% | $\Delta \mathrm{B}_{\mathrm{PP}}=10 \mathrm{mT}$ ideal sinusoidal input signal $\left(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\right)$ |
|  |  |  | $40^{7}$ | $50^{7}$ | $60^{7}$ | \% | $\Delta B_{P P}=10 \mathrm{mT}$ ideal <br> sinusoidal input <br> signal $\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}}<175^{\circ} \mathrm{C}\right)$ |
| 3.1.4 | Signal jitter in running mode; 1 sigma value ${ }^{7}$ | $\sigma 1$ |  | $\leq \pm 0.11^{12}$ |  | \% | $\Delta \mathrm{B}_{\mathrm{PP}}=10 \mathrm{mT}$ ideal <br> sinusoidal input <br> signal; $\mathrm{T}_{\mathrm{j}}<150^{\circ} \mathrm{C}$ |
|  |  | $\sigma 2$ |  | $\leq \pm 0.16^{8}$ |  | \% | $\Delta \mathrm{B}_{\mathrm{PP}}=10 \mathrm{mT}$ ideal sinusoidal input signal; $150^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}}<175^{\circ} \mathrm{C}$ |
| 3.1 .5 | Signal Jitter in running mode at power supply of $\mathrm{Vs}=13 \mathrm{~V}$ and ripple $\pm 3 \mathrm{~V}$; 1 sigma value* | $\sigma 3$ |  | $\leq \pm 0.11$ |  | \% | $\Delta B_{P P}=10 \mathrm{mT}$ ideal <br> sinusoidal input <br> signal; $\mathrm{T}_{\mathrm{j}}<150^{\circ} \mathrm{C}$ |

[^5]| 3.1.6 | Effective noise value of the magnetic switching points | $\mathrm{B}_{\text {neff }}$ | 25 |  | $\mu \mathrm{T}$ | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \text {; The }$ <br> magnetic noise is normal distributed, nearly independent to frequency and without sampling noise or digital noise effects. The effective value corresponds to $1 \sigma$ probability of normal distribution. Consequently a $3 \sigma$ value corresponds to $0.3 \%$ probability of appearance. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 70 | $\mu \mathrm{T}$ | Typical value corresponds to $1 \sigma$. Max value corresponds to $1 \sigma$ values in the full temperature range and include technological spreads. |
| 3.1.7 | Phase error in startup mode |  |  | $\leq \pm 55$ | - | $\Delta \mathrm{B}_{\mathrm{PP}}=10 \mathrm{mT}$ ideal sinusoidal input signal; ${ }^{13}$ |
| 3.1.8 | Frequency distribution of signal jitter |  | Jitter shall be like white | tributed <br> ise |  | - |

[^6]

Figure 6 Switching direction

Signal

$\sigma 1 \ldots \sigma 3=\frac{1}{T} \cdot \sqrt{\frac{1}{(n-1)} \cdot \sum(\Delta T)^{2}}$
measurement condition: $\mathrm{n} \geq 1000$

Figure 7 Definition of signal jitter

## Application Configurations

Two possible applications are shown in Figure 8 and Figure 9 (Toothed and Magnet Wheel).

The difference between two-wire and three-wire application is shown in Figure 12 for the TLE4925C and in Figure 13 for the TLE4925.

## Gear Tooth Sensing

In the case of ferromagnetic toothed wheel application the IC has to be biased by the south or north pole of a permanent magnet (e.g. $\mathrm{SmCO}_{5}$ (Vacuumschmelze VX145)) with the dimensions $8 \mathrm{~mm} \times 5 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) which should cover both Hall probes.

The maximum air gap depends on

- the magnetic field strength (magnet used; pre-induction) and
- the toothed wheel that is used (dimensions, material, etc.; resulting differential field).
a centered distance of Hall probes
b Hall probes to
IC surface
L IC surface to
tooth wheel
$\mathrm{a}=2.5 \mathrm{~mm}$
$\mathrm{b}=0.3 \mathrm{~mm}$


Figure 8 Sensor Spacing

|  | Conversion DIN - ASA $\begin{aligned} m & =25.4 \mathrm{~mm} / \mathrm{p} \\ T & =25.4 \mathrm{~mm} \mathrm{CP} \end{aligned}$ |
| :---: | :---: |
| DIN | ASA |
| $d$ diameter (mm) | $p \quad$ diameter pitch $\quad p=z / d$ (inch) |
| $z \quad$ number of teeth | PD pitch diameter $\mathrm{PD}=z / p$ (inch) |
| $m \quad$ module $m=d / z(\mathrm{~mm})$ | CP circular pitch $\mathrm{CP}=1$ inch $\times \pi / p$ |
| $T \quad$ pitch $T=\pi \times m$ (mm) |  |

Figure 9 Toothed Wheel Dimensions


Figure 10 TLE4925/TLE 4925C, with Ferromagnetic Toothed Wheel


Figure 11 TLE4925/TLE 4925C, with Magnet Wheel


Figure 12 Application Circuits TLE4925C


Figure 13 Application Circuits TLE4925


Figure 14 System Operation with hidden hysteresis

P-SSO-3-9
(Plastic Single Small Outline)


Figure 15 Package Dimensions (P-SSO-3-9)


Figure 16 Hall probe spacing in the P-SSO-3-9 package


Figure 17 Tape Loading Orientation in the P-SSO-3-9 package

Package Outlines


Figure 18 Tape Loading Orientation in the P-SSO-3-6 package


Figure 19 Hall probe spacing in the P-SSO-3-6 package

## Appendix:

## Calculation of mechanical errors:



## Systematic Phase Error $\varphi$

The systematic error comes in because of the delay-time between the threshold point and the time when the output is switching. It can be calculated as follows:

$$
\varphi=\frac{360^{\circ} \bullet n}{60} \bullet t_{d}
$$

## Stochastic Phase Error $\Delta \varphi$

The stochastic phase error includes the error due to the variation of the delay time with temperature and the error caused by the resolution of the threshold. It can be calculated in the following way:

$$
\Delta \varphi_{d}=\frac{360^{\circ} \bullet n}{60} \bullet \Delta t_{d}
$$

$\Delta \varphi_{\mathrm{d}} \quad$... stochastic phase error due to the variation of the delay time over temperature in ${ }^{\circ}$
n $\quad .$. speed of the camshaft wheel in $\mathrm{min}^{-1}$
$\Delta t_{d} \quad \ldots$ variation of delay time over temperature in sec

## Jitter (Repeatability)



Figure17: Phase-Jitter

The phase jitter is normally caused by the analogue system noise. If there is an update of the offset-DAC due to the algorithm, what could happen after each tooth, then an additional step in the phase occurs (see description of the algorithm). This is not included in the following calculations. The noise is transformed through the slope of the magnetic edge into a phase error. The phase jitter is determined by the two formulas:

$$
\varphi_{\text {Jiter_typ }}=\frac{\partial \varphi}{\partial B} \bullet\left(B_{\text {neff_typ }}\right)
$$

$$
\varphi_{\text {Jitter_max }}=\frac{\partial \varphi}{\partial B} \bullet\left(B_{\text {neff_max }}\right)
$$

PRELIMINARY

| $\varphi_{\text {Jiter_typ }}$ | $\ldots$ | typical phase jitter at $\mathrm{Tj}=25^{\circ} \mathrm{C}$ in ${ }^{\circ}$ (1Sigma) |
| :--- | :--- | :--- |
| $\varphi_{\text {Jiter_max }} \ldots$ | maximum phase jitter at $\mathrm{Tj}=175^{\circ} \mathrm{C}$ in ${ }^{\circ}(3$ Sigma $)$ |  |
| $\frac{\partial \varphi}{\partial B}$ | $\ldots$ | inverse of the magnetic slope of the edge in $\% T$ |
| $\mathrm{~B}_{\text {neff_typ }}$ | $\ldots$ | typical value of $\mathrm{B}_{\text {diff }}$ in $T \quad\left(1 \sigma\right.$-value at $\left.\mathrm{Tj}=25^{\circ} \mathrm{C}\right)$ |
| $\mathrm{B}_{\text {neff_max }}$ | $\ldots$ | maximum value of $\mathrm{B}_{\text {diff }}$ in $T \quad\left(3 \sigma\right.$-value at $\left.\mathrm{Tj}=175^{\circ} \mathrm{C}\right)$ |

## Example:

Assumption: $\quad \mathrm{n}=4500 \mathrm{~min}^{-1}$
$t_{d}=14 \mu \mathrm{~s}$
$\Delta t_{d}= \pm 3 \mu \mathrm{~s}$
$\frac{\partial B}{\partial \varphi}=3 \mathrm{mT} / 0$
$\mathrm{B}_{\text {neff_typ }}= \pm 40 \mu \mathrm{~T} \quad\left(1 \sigma\right.$-value at $\left.\mathrm{T} \mathrm{j}=25^{\circ} \mathrm{C}\right)$
$\mathrm{B}_{\text {neff_max }}= \pm 210 \mu \mathrm{~T}\left(3 \sigma\right.$-value at $\left.\mathrm{T} j=175^{\circ} \mathrm{C}\right)$

Calculation: $\varphi=0.378^{\circ}$... systematic phase error
$\Delta \varphi_{\mathrm{d}}= \pm 0.081^{\circ} \quad \ldots$ stochastic phase error due to delay time variation
$\varphi_{\text {jitter_typ }}= \pm 0.013^{\circ} \quad \ldots \quad$ typical phase jitter ( $1 \sigma$-value at $\mathrm{Tj}=25^{\circ} \mathrm{C}$ )
$\varphi_{\text {Jitter_max }}= \pm 0.07^{\circ} \quad \ldots \quad$ maximum phase jitter ( $3 \sigma$-value at $\mathrm{Tj}=175^{\circ} \mathrm{C}$ )


[^0]:    ${ }^{1}$ Accumulated life time.

[^1]:    ${ }^{2}$ According to $7637-1$ the supply switched „OFF" for $\mathrm{t}=200 \mathrm{~ms}$. For battery „ON" is valid status „A".

[^2]:    ${ }^{3}$ Output of the IC is locked in present state (high-state or low-state) after an internal reset is launched. This reset happens typically every 780 ms when there is no significant signal change. See also 2.2.14. A voltage reset causes a release of the output and output is in high state after power on again.

[^3]:    ${ }^{4}$ value of capacitor: $4.7 \mathrm{nF} \pm 10 \%$; (excluded drift due to temperature); ceramic: X 7 R ; maximum voltage: 100 V .

[^4]:    ${ }^{5}$ see footnote 6.
    ${ }^{6}$ only valid for the falling edge.
    ${ }^{7}$ related to $\mathrm{Tj}=175^{\circ} \mathrm{C}$.
    ${ }^{8}$ output will switch if magnetic signal is changing more that $2 \mathrm{x}\left|\Delta \mathrm{B}_{\text {min }}\right|$ within offset recalibration time even below 1 Hz once per magnetic edge
    ${ }^{9}$ includes also former $B_{m}$ of TLE4941-2.
    ${ }^{10}$ exceeding this limit might result in decreased duty cycle performance. With higher values the internal measured signal will be clipped. This will decrease the phase accuracy.

[^5]:    ${ }^{11}$ this corresponds to a $\Delta \mathrm{B}_{0}=0 \mathrm{mT}$ (magnetic offset).
    ${ }^{12}$ typical half value of TLE4941-2 performance (depends largely on $\left|\Delta B_{\text {min }}\right|$ and also on $f$ ).

[^6]:    ${ }^{13}$ smaller phase errors are possible at higher signal amplitudes, because sinus signal changes to a more rectangle signal.

