


### Description

The Kawasaki USB to 4 Serial enables your system to have the capability to communicate between the USB (Universal Serial Bus) port and up to four serial port peripherals. This device meets the USB 1.0/1.1 and standard serial port specifications. All the advantages of USB are available to peripherals with serial port interface such as plug and play capabilities. With the USB Standard of high-speed data transfers, this device is ideal for connections to high-speed modems or ISDN terminal adapters. Kawasaki's device and software enable the USB interface to be transparent to the peripheral and requires no firmware changes. This makes it possible for peripherals with serial interfaces to easily interface with USB with minimum modifications. This feature is ideal for Legacy applications.


### Features

- Advanced 16 Bit processor for USB transaction processing and control data processing
- Compliant with the USB 1.0/1.1 (Universal Serial Bus)
- 4 Serial Port
- 230kbps
- 128 byte FIFO
- Plug and Play compatible
- I<sup>2</sup>C interface
- Utilizes low cost external crystal circuitry
- 1.5K x 16 internal RAM buffer for fast communications
- Debug UART for debug and code development
- USB host device drivers available
- Single-chip solution in a 100 pin LQFP


### Block Diagram



### KL5KUSB105 Application Block Diagram



### Pin Diagram 100LQFP



### Pin Description

Pin # LQFP	I/O	Pin Name	Description
1		VDD	VDD
2	IN/OUT	SDA*	Serial EEPROM serial data. Connect to EEPROM/SDA
3	IN	PU#1*	Pull up to USB +Pin for High Speed
4	IN	UART4_DCD*	Data Carrier Detect
5	IN	UART4_DSR*	Data Set Ready
6	IN	UART4_CTS*	Clear To Send
7	OUT	UART4_DTR*	Data Terminal Ready
8	OUT	UART4_RTS*	Request To Send
9	IN	UART4_Rxd*	Receive Data
10	OUT	UART4_Txd*	Transmit Data
11	IN	UART3_RI*	Ring Indicate
12	OUT	nPWR_DWN*	Active low Powerdown mode signal
13		GND	GND
14	OUT	UART1_Txd*	Transmit Data
15	IN	UART1_Rxd*	Receive Data
16	OUT	UART1_RTS*	Request To Send
17	OUT	UART1_DTR*	Data Terminal Ready
18	IN	UART1_CTS*	Clear To Send
19	IN	UART1_DSR*	Data Set Ready
20	IN	UART1_DCD*	Data Carrier Detect
21	IN	UART1_RI*	Ring Indicate
22	OUT	nTXD	Debug UART Txd
23		GND	USB GND
24	IN/OUT	VP	USB + Pin
25	IN/OUT	VM	USB - Pin
26		VDD	USB VDD
27	IN	UART4_RI*	Ring Indicate
28	OUT	SCL*	Serial EEPROM clock. Connect to EEPROM/SCL
29		GND	GND
30	IN	VCO_IN	PLL VCO In
31	OUT	CP_OUT	PLL VCO Out
32		VDD	VDD
33	IN	PLEN*	PLL Enable
34	IN	nRXD*	Debug UART Rxd
35		N/C	no connection
36		N/C	no connection
37	OUT	UART2_Txd*	Transmit Data
38	IN	UART2_Rxd*	Receive Data
39	OUT	UART2_RTS*	Request To Send
40	OUT	UART2_DTR*	Data Terminal Ready
41	IN	UART2_CTS*	Clear To Send
42	IN	UART2_DSR*	Data Set Ready
43	IN	UART2_DCD*	Data Carrier Detect
44	IN	UART2_RI*	Ring Indicate
45	OUT	UART3_Txd*	Transmit Data

## USB to 4 Serial Ports

Pin # LQFP	I/O	Pin Name	Description
46		GND	GND
47	IN	CLK	12MHz Clock/Crystal Input
48	OUT	X2	12MHz Crystal Output
49	OUT	XA_15	External Address Pin
50		VDD	VDD
51		VDD	VDD
52	OUT	XA_14	External Address Pin
53	OUT	XA_0	External Address Pin
54	OUT	nXBHE	External byte High Enable (Active low)
55		GND	GND
56	OUT	nXRAMSEL	External RAM CS (Active low)
57	IN	UART3_Rxd*	Receive Data
58	OUT	UART3_RTS*	Request To Send
59	OUT	UART3_DTR*	Data Terminal Ready
60	IN	UART3_CTS*	Clear To Send
61	IN	UART3_DSR*	Data Set Ready
62	IN	UART3_DCD*	Data Carrier Detect
63	OUT	nXRD	External Memory Read (Active low)
64	OUT	nXWR	External Memory Write (Active low)
65	OUT	nXROMSEL	External ROM CS (Active low)
66	IN	nNRESET	Reset Pin
67	IN	nNTST*	Test Pin, <i>Disconnect for Normal Operation</i>
68		GND	GND
69	OUT	XA_1	External Address Pin
70	OUT	XA_2	External Address Pin
71	OUT	XA_3	External Address Pin
72	OUT	XA_4	External Address Pin
73	OUT	XA_5	External Address Pin
74	OUT	XA_6	External Address Pin
75	OUT	XA_7	External Address Pin
76	OUT	XA_8	External Address Pin
77	OUT	XA_9	External Address Pin
78	OUT	XA_10	External Address Pin
79	OUT	XA_11	External Address Pin
80	OUT	XA_12	External Address Pin
81	OUT	XA_13	External Address Pin
82		GND	GND
83	IN/OUT	XD_0*	External Data Pins
84	IN/OUT	XD_1*	External Data Pins
85	IN/OUT	XD_2*	External Data Pins
86	IN/OUT	XD_3*	External Data Pins
87	IN/OUT	XD_4*	External Data Pins
88	IN/OUT	XD_5*	External Data Pins
89	IN/OUT	XD_6*	External Data Pins
90	IN/OUT	XD_7*	External Data Pins
91	IN/OUT	XD_8*	External Data Pins
92	IN/OUT	XD_9*	External Data Pins
93	IN/OUT	XD_10*	External Data Pins
94	IN/OUT	XD_11*	External Data Pins

Pin # LQFP	I/O	Pin Name	Description
95	IN/OUT	XD_12*	External Data Pins
96	IN/OUT	XD_13*	External Data Pins
97		GND	GND
98	IN/OUT	XD_14*	External Data Pins
99	IN/OUT	XD_15*	External Data Pins
100		VDD	VDD

\*Pins are 5V tolerant.

## Function Description

### 16 Bit Processor

The integrated 16 bit processor serves as a micro controller for USB peripherals. The processor can execute approximately five million instructions per second. With this processing power it allows the design of intelligent peripherals that can process data prior to passing it on to the host PC, thus improving overall performance of the system. The masked ROM in the this device or external memory contains a specialized instruction set that has been designed for highly efficient coding of processing algorithms and USB transaction processing.

The 16-bit processor is designed for efficient data execution by having direct access to the RAM Buffer, external memory, I/O interfaces, and all the control and status registers

The processor supports prioritized vectored hardware interrupts and has as many as 240 software interrupt vectors.

The processor provides six addressing modes, supporting memory-to-memory, memory-to-register, register-to-register, immediate-to-register or immediate-to-memory operations. Register, direct, immediate, indirect, and indirect indexed addressing modes are supported. In addition, there is an auto-increment mode in which a register, used as an address pointer is automatically incremented after each use, making repetitive operations more efficient both from a programming and a performance standpoint.

The processor features a full set of program control, logical, and integer arithmetic instructions. All instructions are sixteen bits wide, although some instructions require operands, which may occupy another one or two words. Several special "short immediate" instructions are available, so that certain frequently used operations with small constant operand will fit into a 16-bit instruction.

### The Processor – Divide/Multiply function

The processor's divide/multiply function contains all the instructions of the base processor that additionally includes integer divide and multiply instructions. A signed multiply instructions takes two 16-bit operands and returns a 32-bit result. A signed divide instruction divides a 32-bit operand by a 16-bit operand.

### **RAM Buffer**

The USB controller contains internal buffer memory. The memory is used to buffer data and USB packets and accessed by the 16 Bit processor and the SIE. USB transactions are automatically routed to the memory buffer. The 16-bit processor has the ability to set up pointers and block sizes in buffer memory for USB transactions. Data is read from the interface and is processed and packetized by the 16-bit I/O processor.

### **PLL Clock Generator**

The PLL circuitry is provided to generate the internal 48MHz clock. This circuitry is designed to allow use of a low cost 12 MHz external crystal which is connected to CLK and X2. If an external 12 MHz clock is available in the application, it may be used in lieu of the crystal circuit and connected directly to the CLK input pin.

### **USB Interface**

The USB controller meets the Universal Serial Bus (USB) specification ver 1.0/1.1. The transceiver is capable of transmitting and receiving serial data at the USB's full speed, 12 Mbits/sec data rate. The driver portion of the transceiver is differential, while the receive section is comprised of a differential receiver and two single ended receivers. Internally, the transceiver interfaces to the SIE logic. Externally, the transceiver connects to the physical layer of the USB.

### **Quad UART Serial Interface**

Four independent UART serial ports are provided. Each port can be configured for a wide selection of baud rates, 300 to 230.4 K baud, and support a set of control signals. Each UART provides a means for external serial devices to access the USB.

### **Debug UART**

An independent UART serial port is provided for debug and code development. The port can be configured for a wide selection of baud rates, 7200 to 115.2K baud. The port provides transmit and receive data support only.

### **Serial EEPROM Support**

The USB Controller serial interface is used to provide access to external EEPROM's. The interface can support a variety of serial EEPROM formats.

### Electrical Characteristics

#### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Supply Voltage	$V_{DD}$	-0.3 to 4.0	V
Input Voltage	$V_{IN}$ (Normal)	-0.3 to $V_{DD}+0.3$	V
	$V_{IN}$ (5V Tolerant)	-0.3 to 6.0	V
Storage Temperature	TSTG	-55 to 125	°C

#### DC Characteristics and conditions ( $V_{DD}$ @ 3.3V±.3V)

Symbol	Parameter	Condition	Value			Unit
			Min	Typ	Max	
$V_{DD}$	Supply Voltage		3.0	3.3	3.6	V
$V_{IH}$	Input high voltage		2.0	-	-	V
$V_{IL}$	Input low voltage		-	-	0.8	V
$V_{+}^{*}$	Input high voltage	Schmitt	-	1.8	2.3	V
$V_{-}^{*}$	Input low voltage	Schmitt	0.5	0.9	-	V
$V_{H}^{*}$	Hysteresis voltage	Schmitt	0.4	-	-	V
$I_{IH}$	Input high current	$V_{IN} = V_{DD}$	-10	-	10	μA
$I_{IL}$	Input low current	$V_{IN} = V_{SS}$	-10	-	10	μA
$V_{OH}$	Output high voltage		2.4	-	-	V
$V_{OL}$	Output low voltage		-	-	0.4	V
$I_{OZ}$	3-state leakage current	$V_{OH} = V_{SS}$	-10	-	10	μA
		$V_{OL} = V_{DD}$	-10	-	-10	μA

\*For reset pin (nNRESET, pin 66)

Kawasaki LSI assumes no responsibility or liability for (1) any errors or inaccuracies contained in the information herein and (2) the use of the information or a portion thereof in any application, including any claim for (a) copyright or patent infringement or (b) direct, indirect, special or consequential damages. There are no warranties extended or granted by this document. The information herein is subject to change without notice from Kawasaki LSI

January 1999 • ©Copyright 1999 • Kawasaki LSI • Printed in U.S.A