




▼ Low Gate Charge

▼ Fast Switching Characteristic

▼ Single Drive Requirement


▼ RoHS Compliant



$BV_{DSS}$	-30V
$R_{DS(ON)}$	50mΩ
$I_D$	- 4.2A

## Description

The Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.



## Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	- 30	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_A=25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 4.5\text{V}^3$	- 4.2	A
$I_D @ T_A=70^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 4.5\text{V}^3$	-3.4	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	-20	A
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation	1.25	W
	Linear Derating Factor	0.01	W/°C
$T_{STG}$	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C

## Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-a}$	Thermal Resistance Junction-ambient <sup>3</sup>	Max. 100	°C/W



## Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ , $I_{\text{D}}=-250\mu\text{A}$	-30	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}$ , $I_{\text{D}}=-1\text{mA}$	-	-0.1	-	$\text{V}/^\circ\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=-10\text{V}$ , $I_{\text{D}}=-4\text{A}$	-	-	50	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}$ , $I_{\text{D}}=-2\text{A}$	-	-	90	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$ , $I_{\text{D}}=-250\mu\text{A}$	-1	-	-3	V
$g_{\text{fs}}$	Forward Transconductance <sup>2</sup>	$V_{\text{DS}}=-10\text{V}$ , $I_{\text{D}}=-4\text{A}$	-	6	-	S
$I_{\text{DSS}}$	Drain-Source Leakage Current ( $T_j=25^\circ\text{C}$ )	$V_{\text{DS}}=-30\text{V}$ , $V_{\text{GS}}=0\text{V}$	-	-	-1	$\mu\text{A}$
	Drain-Source Leakage Current ( $T_j=70^\circ\text{C}$ )	$V_{\text{DS}}=-24\text{V}$ , $V_{\text{GS}}=0\text{V}$	-	-	-25	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge <sup>2</sup>	$I_{\text{D}}=-4\text{A}$	-	10	16	nC
$Q_{\text{gs}}$	Gate-Source Charge	$V_{\text{DS}}=-25\text{V}$	-	2	-	nC
$Q_{\text{gd}}$	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=-4.5\text{V}$	-	6	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time <sup>2</sup>	$V_{\text{DS}}=-15\text{V}$	-	10	-	ns
$t_r$	Rise Time	$I_{\text{D}}=-1\text{A}$	-	7	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_{\text{G}}=3.3\Omega$ , $V_{\text{GS}}=-10\text{V}$	-	26	-	ns
$t_f$	Fall Time	$R_{\text{D}}=15\Omega$	-	14	-	ns
$C_{\text{iss}}$	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	520	830	pF
$C_{\text{oss}}$	Output Capacitance	$V_{\text{DS}}=-25\text{V}$	-	180	-	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance	f=1.0MHz	-	130	-	pF
$R_g$	Gate Resistance	f=1.0MHz	-	16	24	$\Omega$

## Source-Drain Diode


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{\text{SD}}$	Forward On Voltage <sup>2</sup>	$I_{\text{S}}=-1\text{A}$ , $V_{\text{GS}}=0\text{V}$	-	-	-1.3	V
$t_{\text{rr}}$	Reverse Recovery Time	$I_{\text{S}}=-4\text{A}$ , $V_{\text{GS}}=0\text{V}$ ,	-	30	-	ns
$Q_{\text{rr}}$	Reverse Recovery Charge	$dI/dt=-100\text{A}/\mu\text{s}$	-	24	-	nC

## Notes:


- 1.Pulse width limited by safe operating area.
- 2.Pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$ .
- 3.Surface mount on FR4 board,  $t \leq 10\text{s}$ .




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**



**Fig 4. Normalized On-Resistance v.s. Junction Temperature**



**Fig 5. Forward Characteristic of Reverse Diode**



**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform