

# 6-Channel, Low Noise, Low Power, 24-Bit $\Sigma$ - $\Delta$ ADC with On-Chip In-Amp and Reference

**AD7794** 

#### **FEATURES**

Up to 22.5 effective bits RMS noise: 40 nV @ 4.17 Hz 85 nV @ 16.7 Hz

Current: 400 μA typ Power-down: 1 μA max

Low noise programmable gain instrumentation-amp

Band gap reference with 4 ppm/°C drift typ

Update rate: 4.17 Hz to 500 Hz Six differential analog inputs Internal clock oscillator

Simultaneous 50 Hz/60 Hz rejection

Reference detect

Programmable current sources
On-chip bias voltage generator
Burnout currents

Low-side power switch
Power supply: 2.7 V to 5.25 V
-40°C to +105°C temperature range
Independent interface power supply
24-lead TSSOP package

#### **INTERFACE**

3-wire serial SPI®-, QSPI™-, MICROWIRE™-, and DSP-compatible Schmitt trigger on SCLK

### **APPLICATIONS**

Temperature measurement Pressure measurement Weigh scales Strain gauge transducers
Gas analysis
Industrial process control
Instrumentation
Blood analysis
Smart transmitters
Liquid/gas chromotography
6-digit DVM

o aigit b viii

### **GENERAL DESCRIPTION**

The AD7794 is a low power, low noise, complete analog front end for high precision measurement applications. It contains a low noise, 24-bit  $\Sigma$ - $\Delta$  ADC with six differential inputs. The on-chip low noise instrumentation amplifier means that signals of small amplitude can be interfaced directly to the ADC.

The device contains a precision low noise, low drift internal band gap reference and can also accept up to two external differential references. Other on-chip features include programmable excitation current sources, burnout currents and a bias voltage generator, this feature being used to set the common mode voltage of a channel to  $AV_{\rm DD}/2$ . The low-side power switch can be used to power down bridge sensors between conversions, minimizing the system's power consumption. The device can be operated with the internal clock or, alternatively, an external clock can be used. The output data rate from the part can be varied from 4.17 Hz to 500 Hz.

The part operates with a power supply from 2.7 V to 5.25 V. It consumes a current of 400  $\mu A$  typical and is housed in a 24-lead TSSOP package.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.

### TABLE OF CONTENTS

Specifications	3
Timing Characteristics	7
Absolute Maximum Ratings	9
ESD Caution	9
Pin Configuration and Function Descriptions	10
Output Noise and Resolution Specifications	12
Chopping Enabled	12
External Reference	12
Internal Reference	13
Chopping Disabled	14
Typical Performance Characteristics	15
On-Chip Registers	16
Communications Register	16
Status Register	17
Mode Register	17
Configuration Register	19
Data Register	21
ID Register	21
IO Register	21
Offset Register	22
Full-Scale Register	22
ADC Circuit Information	23
Overview	23
Digital Interface	25

Single Conversion Mode
Continuous Conversion Mode
Continuous Read
Circuit Description
Analog Input Channel
Instrumentation Amplifier
Bipolar/Unipolar Configuration
Data Output Coding
Burnout Currents
Excitation Currents
Bias Voltage Generator
Reference 29
Reference Detect
Reset
AV <sub>DD</sub> Monitor
Calibration
Grounding and Layout
Applications
Flowmeter
Outline Dimensions
Ordering Guide

### **REVISION HISTORY**

10/04—Revision 0: Initial Version

# **SPECIFICATIONS**

 $AV_{DD} = 2.7 \ V \ to \ 5.25 \ V; DV_{DD} = 2.7 \ V \ to \ 5.25 \ V; GND = 0 \ V; all \ specifications \ T_{MIN} \ to \ T_{MAX}, unless \ otherwise \ noted.$ 

Table 1.

Parameter <sup>1</sup>	AD7794B	Unit	Test Conditions/Comments
AD7794 (CHOP ENABLED)			
Output Update Rate	4.17 – 500	Hz nom	Settling Time = 2/Output Update Rate
No Missing Codes <sup>2</sup>	24	Bits min	f <sub>ADC</sub> ≤ 250 Hz
Resolution	See Tables in ADC Description		
Output Noise and Update Rates	See Tables in ADC Description		
Integral Nonlinearity	±15	ppm of FSR max	
Offset Error <sup>3</sup>	±1	μV typ	
Offset Error Drift vs. Temperature <sup>4</sup>	±10	nV/°C typ	
Full-Scale Error <sup>3, 5</sup>	±10	μV typ	
Gain Drift vs. Temperature <sup>4</sup>	±1	ppm/°C typ	Gain = 1 to 16, External Reference
·	±3	ppm/°C typ	Gain = 32 to 128, External Reference
Power Supply Rejection	100	dB min	AIN = 1 V/Gain, Gain ≥ 4, External Reference
ANALOG INPUTS			
Differential Input Voltage Ranges	± V <sub>REF</sub> /Gain	V nom	V <sub>REF</sub> = REFIN(+) – REFIN(–) or Internal Reference, Gain = 1 to 128
Absolute AIN Voltage Limits <sup>2</sup>			
Unbuffered Mode	GND – 30 mV	V min	Gain = 1 or 2
	$AV_{DD} + 30 \text{ mV}$	V max	
Buffered Mode	GND + 100 mV	V min	Gain = 1 or 2
	AV <sub>DD</sub> – 100 mV	V max	
In-Amp Active	GND + 300 mV	V min	Gain = 4 to 128
	AV <sub>DD</sub> – 1.1	V max	
Common-Mode Voltage, V <sub>CM</sub>	0.5	V min	$V_{CM} = (AIN(+) + AIN(-))/2$ , Gain = 4 to 128
Analog Input Current			
Buffered Mode or In-Amp Active			
Average Input Current <sup>2</sup>	±1	nA max	Gain = 1 or 2, Update Rate < 100 Hz
	±250	pA max	Gain = 4 to 128, Update Rate < 100 Hz
	±1	nA max	AIN6(+)/AIN6(-)
Average Input Current Drift	±2	pA/°C typ	
Unbuffered Mode			Gain = 1 or 2
Average Input Current	±400	nA/V typ	Input current varies with input voltage
Average Input Current Drift	±50	pA/V/°C typ	
Normal Mode Rejection <sup>2</sup>			
Internal Clock			
@ 50 Hz, 60 Hz	65	dB min	80 dB typ, $50 \pm 1$ Hz, $60 \pm 1$ Hz, FS[3:0] = $1010^6$
@ 50 Hz	80	dB min	90 dB typ, 50 ± 1 Hz, FS[3:0] = 1001 <sup>6</sup>
@ 60 Hz	90	dB min	100 dB typ, $60 \pm 1$ Hz, FS[3:0] = $1000^6$
External Clock			
@ 50 Hz, 60 Hz	80	dB min	90 dB typ, $50 \pm 1$ Hz, $60 \pm 1$ Hz, FS[3:0] = $1010^6$
@ 50 Hz	94	dB min	100 dB typ, $50 \pm 1$ Hz, $FS[3:0] = 1001^6$
@ 60 Hz	90	dB min	100 dB typ, $60 \pm 1$ Hz, FS[3:0] = $1000^6$
Common-Mode Rejection			,
@ DC	100	dB min	AIN = 1 V/Gain, Gain ≥ 4
@ 50 Hz, 60 Hz <sup>2</sup>	100	dB min	$50 \pm 1$ Hz, $60 \pm 1$ Hz, FS[3:0] = $1010^6$
@ 50 Hz, 60 Hz <sup>2</sup>	100	dB min	50 ± 1 Hz (FS[3:0] = 1001 <sup>6</sup> ), 60 ± 1 Hz (FS[3:0] = 1000 <sup>6</sup> )

Parameter <sup>1</sup>	AD7794B	Unit	Test Conditions/Comments
AD7794 (CHOP DISABLED)			
Output Update Rate	4.17 - 500	Hz nom	Settling Time = 1/Output Update Rate
No Missing Codes <sup>2</sup>	24	Bits min	f <sub>ADC</sub> ≤125 Hz
Resolution	See Tables in ADC		
Output Noise and Update Rates	Description See Tables in ADC		
	Description		
Integral Nonlinearity	±15	ppm of FSR max	
Offset Error <sup>3</sup>	±100/Gain	μV typ	Without Calibration
Offset Error Drift vs. Temperature <sup>4</sup>	±100/Gain	nV/°C typ	Gain = 1 to 16
	10	nV/°C typ	Gain = 32 to 128
Full-Scale Error <sup>3, 5</sup>	±10	μV typ	
Gain Drift vs. Temperature <sup>4</sup>	±1	ppm/°C typ	Gain = 1 to 16, External Reference
	±3	ppm/°C typ	Gain = 32 to 128, External Reference
Power Supply Rejection	100	dB typ	AIN = 1 V/Gain, Gain ≥ 4, External Reference
ANALOG INPUTS			
Differential Input Voltage Ranges	± V <sub>REF</sub> /Gain	V nom	V <sub>REF</sub> = REFIN(+) – REFIN(-) or Internal Reference, Gain = 1 to 128
Absolute AINI Voltage Limits <sup>2</sup>			Gaiii
Absolute AIN Voltage Limits <sup>2</sup> Unbuffered Mode	GND – 30 mV	V min	Cain 1 ar 2
Official ered Mode		V min	Gain = 1 or 2
Duffored Made	AV <sub>DD</sub> + 30 mV	V max V min	Cain 1 av 2
Buffered Mode	GND + 100 mV		Gain = 1 or 2
In America Antico	AV <sub>DD</sub> – 100 mV	V max	Caia 442 120
In-Amp Active	GND + 300 mV	V min	Gain = 4 to 128
Common Mada Valence V	AV <sub>DD</sub> – 1.1	V max	AAAD CAA 1 V (AIN/ ) , AIN/ )\/2 C ; , A ( 120
Common-Mode Voltage, V <sub>CM</sub>	0.2 + (Gain/2 x (AIN(+) – AIN(-)))	V min	$AMP-CM = 1, V_{CM} = (AIN(+) + AIN(-))/2, Gain = 4 to 128$
	$AV_{DD} - 0.2 - (Gain/2 \times (AIN(+) - AIN(-)))$	V max	
Analog Input Current			
Buffered Mode or In-Amp Active			
Average Input Current <sup>2</sup>	±1	nA max	Gain = 1 or 2
and an entire	±250	pA max	Gain = 4 to 128
	±1	nA max	AIN6(+)/AIN6(-)
Average Input Current Drift	±2	pA/°C typ	,
Unbuffered Mode		F. 4 C 17P	Gain = 1 or 2
Average Input Current	±400	nA/V typ	Input current varies with input voltage.
Average Input Current Drift	±50	pA/V/°C typ	
Normal Mode Rejection <sup>2</sup>	±30	provincityp	
Internal Clock			
@ 50 Hz, 60 Hz	60	dB min	70 dB typ, $50 \pm 1$ Hz, $60 \pm 1$ Hz, $FS[3:0] = 1010^6$
@ 50 Hz	78	dB min	90 dB typ, $50 \pm 1$ Hz, $FS[3:0] = 1001^6$
@ 60 Hz	86	dB min	1
@ 60 п2 External Clock	00	ub IIIIII	100 dB typ, $60 \pm 1$ Hz, FS[3:0] = $1000^6$
@ 50 Hz, 60 Hz	60	dR min	70 dP tup 50 ± 1 Hz 60 ± 1 Hz 50(2:0) 10106
• ,	60	dB min	70 dB typ, $50 \pm 1$ Hz, $60 \pm 1$ Hz, FS[3:0] = $1010^6$
@ 50 Hz	94	dB min	100 dB typ, 50 ± 1 Hz, FS[3:0] = 1001 <sup>6</sup>
@ 60 Hz	90	dB min	100 dB typ, $60 \pm 1$ Hz, FS[3:0] = $1000^6$
Common-Mode Rejection			
@ DC	100	dB min	AIN = 1 V/Gain with Gain = 4, AMP-CM Bit = 1
@ 50 Hz, 60 Hz <sup>2</sup>	100	dB min	$50 \pm 1$ Hz, $60 \pm 1$ Hz, FS[3:0] = $1010^6$
@ 50 Hz, 60 Hz <sup>2</sup>	100	dB min	$50 \pm 1 \text{ Hz (FS[3:0]} = 1001^6), 60 \pm 1 \text{ Hz (FS[3:0]} = 1000^6)$

Parameter <sup>1</sup>	AD7794B	Unit	Test Conditions/Comments
AD7794 (CHOP ENABLED or DISABLED)			
REFERENCE INPUT			
Internal Reference			
Internal Reference Initial Accuracy	1.17 ±0.01%	V min/max	$AV_{DD} = 4 \text{ V}, T_A = 25^{\circ}\text{C}$
Internal Reference Drift <sup>2</sup>	4	ppm/°C typ	
	15	ppm/°C max	
Power Supply Rejection	85	dB typ	
External Reference			
External REFIN Voltage	2.5	V nom	REFIN = REFIN(+) - REFIN(-)
Reference Voltage Range <sup>2</sup>	0.1	V min	
	AV <sub>DD</sub>	V max	When $V_{REF} = AV_{DD}$ , the differential input must be limited to $0.9 \times V_{REF}/Gain$ if the In-Amp is active
Absolute REFIN Voltage Limits <sup>2</sup>	GND – 30 mV	V min	
	$AV_{DD} + 30 \text{ mV}$	V max	
Average Reference Input Current	400	nA/V typ	
Average Reference Input Current Drift	±0.03	nA/V/°C typ	
Normal Mode Rejection <sup>2</sup>	Same as for Analog Inputs		
Common-Mode Rejection	100	dB typ	
Reference Detect Levels	0.3	V min	
	0.65	V max	NOXREF Bit Active if V <sub>REF</sub> < 0.3 V
EXCITATION CURRENT SOURCES			
(IEXC1 and IEXC2)			
Output Current	10/210/1000	μA nom	
Initial Tolerance at 25°C	±5	% typ	
Drift	200	ppm/°C typ	
Current Matching	±0.5	% typ	Matching between IEXC1 and EXC2. $V_{OUT} = 0 \text{ V}$
Drift Matching	50	ppm/°C typ	
Line Regulation (AV <sub>DD</sub> )	2	%/V typ	$AV_{DD} = 5 V \pm 5\%$
Load Regulation	0.2	%/V typ	
Output Compliance	AV <sub>DD</sub> – 0.65	V max	Current Sources Programmed to 10 μA or 210 μA
	AV <sub>DD</sub> – 1.1	V max	Current Sources Programmed to 1 mA
	GND – 30 mV	V min	
BIAS VOLTAGE GENERATOR			
$V_{BIAS}$	AV <sub>DD</sub> /2	V nom	
V <sub>BIAS</sub> Generator Start-Up Time	See Figure 11	ms/nF typ	Dependent on the Capacitance connected to AIN
TEMPERATURE SENSOR			
Accuracy	± 2	°C typ	Applies if User Calibrates the Temp Sensor
Sensitivity	0.81	mV/°C typ	
LOW SIDE POWER SWITCH			
Ron	7	Ω max	$AV_{DD} = 5 V$
	9	Ω max	$AV_{DD} = 3 V$
Allowable Current <sup>2</sup>	30	mA max	Continuous Current
DIGITAL OUTPUTS (P1 and P2)			
V <sub>OH</sub> , Output High Voltage <sup>2</sup>	AV <sub>DD</sub> – 0.6	V min	$AV_{DD} = 3 \text{ V}$ , $I_{SOURCE} = 100 \mu A$
V <sub>oL</sub> , Output Low Voltage <sup>2</sup>	0.4	V max	$AV_{DD}=3~V,~I_{SINK}=100~\mu A$
V <sub>OH</sub> , Output High Voltage <sup>2</sup>	4	V min	$AV_{DD} = 5 \text{ V}$ , $I_{SOURCE} = 200 \mu A$
V <sub>OL</sub> , Output Low Voltage <sup>2</sup>	0.4	V max	$AV_{DD} = 5 \text{ V, } I_{SINK} = 800  \mu\text{A}$
INTERNAL/EXTERNAL CLOCK			
Internal Clock			
Frequency <sup>2</sup>	64 ± 3%	kHz min/max	
Duty Cycle	50:50	% typ	

Parameter <sup>1</sup>	AD7794B	Unit	Test Conditions/Comments		
External Clock					
Frequency	64	kHz nom	A 128 kHz external clock can be used if the divide by 2 function is used (Bit CLK1 = CLK0 = 1)		
Duty Cycle	45:55 to 55:45	% typ	Applies for external 64 kHz clock. A 128 kHz clock chave a less stringent duty cycle		
LOGIC INPUTS					
$\overline{CS^2}$					
V <sub>INL</sub> , Input Low Voltage	0.8	V max	$DV_{DD} = 5 V$		
	0.4	V max	$DV_{DD} = 3 V$		
V <sub>INH</sub> , Input High Voltage	2.0	V min	$DV_{DD} = 3 \text{ V or } 5 \text{ V}$		
SCLK, CLK and DIN (Schmitt-Triggered Input) <sup>2</sup>					
V <sub>T</sub> (+)	1.4/2	V min/V max	$DV_{DD} = 5 V$		
V <sub>T</sub> (–)	0.8/1.7	V min/V max	$DV_{DD} = 5 V$		
$V_T(+) - V_T(-)$	0.1/0.17	V min/V max	$DV_{DD} = 5 V$		
V <sub>⊤</sub> (+)	0.9/2	V min/V max	$DV_{DD} = 3 V$		
V₁(−)	0.4/1.35	V min/V max	$DV_{DD} = 3 V$		
$V_T(+)-V_T(-)$	0.06/0.13	V min/V max	$DV_{DD} = 3 V$		
Input Currents	±10	μA max	$V_{IN} = DV_{DD}$ or GND		
Input Capacitance	10	pF typ	All Digital Inputs		
LOGIC OUTPUTS (Including CLK)					
V <sub>OH</sub> , Output High Voltage <sup>2</sup>	DV <sub>DD</sub> – 0.6	V min	$DV_{DD} = 3 \text{ V}$ , $I_{SOURCE} = 100 \mu\text{A}$		
V <sub>OL</sub> , Output Low Voltage <sup>2</sup>	0.4	V max	$DV_{DD} = 3 \text{ V}, I_{SINK} = 100 \mu\text{A}$		
V <sub>он</sub> , Output High Voltage <sup>2</sup>	4	V min	$DV_{DD} = 5 \text{ V}$ , $I_{SOURCE} = 200 \mu\text{A}$		
V <sub>OL</sub> , Output Low Voltage <sup>2</sup>	0.4	V max	$DV_{DD} = 5 \text{ V}$ , $I_{SINK} = 1.6 \text{ mA } (DOUT/\overline{RDY})/800 \mu\text{A} (CLK)$		
Floating-State Leakage Current	±10	μA max			
Floating-State Output Capacitance	10	pF typ			
Data Output Coding	Offset Binary				
SYSTEM CALIBRATION <sup>2</sup>					
Full-Scale Calibration Limit	1.05 × FS	V max			
Zero-Scale Calibration Limit	−1.05 × FS	V min			
Input Span	0.8 × FS	V min			
	2.1 × FS	V max			
POWER REQUIREMENTS <sup>7</sup>					
Power Supply Voltage					
$AV_{DD}$ – $GND$	2.7/5.25	V min/max			
$DV_{DD}$ – $GND$	2.7/5.25	V min/max			
Power Supply Currents					
I <sub>DD</sub> Current	140	μA max	110 μA typ @ $AV_{DD} = 3$ V, 125 μA typ @ $AV_{DD} = 5$ V, Unbuffered Mode, Ext. Reference		
	185	μA max	130 $\mu$ A typ @ AV <sub>DD</sub> = 3 V, 165 $\mu$ A typ @ AV <sub>DD</sub> = 5 V, Buffered Mode, Gain = 1 or 2, Ext Ref		
	400	μA max	300 μA typ @ $AV_{DD} = 3 V$ , 350 μA typ @ $AV_{DD} = 5 V$ , Gain = 4 to 128, Ext. Ref		
	500	μA max	$400~\mu A~typ$ @ $AV_{DD}=3~V$ , $450~\mu A~typ$ @ $AV_{DD}=5~V$ , Gain = 4 to 128, Int Ref		
I <sub>DD</sub> (Power-Down Mode)	1	μA max			

<sup>&</sup>lt;sup>1</sup> Temperature Range: -40°C to +105°C.
<sup>2</sup> Specification is not production tested but is supported by characterization data at initial product release.
<sup>3</sup> Following a calibration, this error will be in the order of the noise for the programmed gain and update rate selected.
<sup>4</sup> Recalibration at any temperature will remove these errors.

Full-scale error applies to both positive and negative full-scale and applies at the factory calibration conditions (AV<sub>DD</sub> = 4 V, gain = 1,  $T_A$  = 25°C). FS[3:0] are the four bits used in the mode register to select the output word rate.

Digital inputs equal to DV<sub>DD</sub> or GND with excitation currents and bias voltage generator disabled.

### TIMING CHARACTERISTICS

AV<sub>DD</sub> = 2.7 V to 5.25 V; DV<sub>DD</sub> = 2.7 V to 5.25 V; GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DV<sub>DD</sub>, unless otherwise noted.

Table 2.

Parameter <sup>1, 2</sup>	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (B Version)	Unit	Conditions/Comments		
t <sub>3</sub>	100	ns min	SCLK High Pulse Width		
t <sub>4</sub>	100	ns min	SCLK Low Pulse Width		
Read Operation					
t <sub>1</sub>	0	ns min	CS Falling Edge to DOUT/RDY Active Time		
	60	ns max	$DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$		
	80	ns max	$DV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		
$t_2$ <sup>3</sup>	0	ns min	SCLK Active Edge to Data Valid Delay <sup>4</sup>		
	60	ns max	$DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$		
	80	ns max	$DV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		
t <sub>5</sub> 5,6	10	ns min	Bus Relinquish Time after CS Inactive Edge		
	80	ns max			
t <sub>6</sub>	0	ns min	SCLK Inactive Edge to CS Inactive Edge		
t <sub>7</sub>	10	ns min	SCLK Inactive Edge to DOUT/RDY High		
Write Operation					
t <sub>8</sub>	0	ns min	CS Falling Edge to SCLK Active Edge Setup Time⁴		
t <sub>9</sub>	30	ns min	Data Valid to SCLK Edge Setup Time		
t <sub>10</sub>	25	ns min	Data Valid to SCLK Edge Hold Time		
t <sub>11</sub>	0	ns min	CS Rising Edge to SCLK Edge Hold Time		

<sup>&</sup>lt;sup>1</sup> Sample tested during initial release to ensure compliance. All input signals are specified with t<sub>R</sub> = t<sub>F</sub> = 5 ns (10% to 90% of DV<sub>DD</sub>) and timed from a voltage level of 1.6 V.

<sup>&</sup>lt;sup>6</sup> RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high, although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read only once.




Figure 2. Load Circuit for Timing Characterization

<sup>&</sup>lt;sup>2</sup> See Figure 3 and Figure 4.

 $<sup>^3</sup>$  These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the V<sub>OL</sub> or V<sub>OH</sub> limits.

<sup>&</sup>lt;sup>4</sup> SCLK active edge is falling edge of SCLK.

<sup>&</sup>lt;sup>5</sup> These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.




Figure 3. Read Cycle Timing Diagram




Figure 4. Write Cycle Timing Diagram

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A$ = 25°C, unless otherwise noted.

Table 3

Table 3.	
Parameter	Rating
AV <sub>DD</sub> to GND	-0.3 V to +7 V
DV <sub>DD</sub> to GND	-0.3 V to +7 V
Analog Input Voltage to GND	-0.3 V to AV <sub>DD</sub> + 0.3 V
Reference Input Voltage to GND	-0.3 V to AV <sub>DD</sub> + 0.3 V
Digital Input Voltage to GND	-0.3 V to DV <sub>DD</sub> + 0.3 V
Digital Output Voltage to GND	-0.3 V to DV <sub>DD</sub> + 0.3 V
AIN/Digital Input Current	10 mA
Operating Temperature Range	−40°C to +85°C
Storage Temperature Range	−65°C to +85°C
Maximum Junction	150°C
Temperature	
TSSOP	
$\theta_{JA}$ Thermal Impedance	97.9°C/W
$\theta_{JC}$ Thermal Impedance	14°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. Pin Configuration

**Table 4. Pin Function Descriptions** 

	e 4. Pin Function De	escriptions
Pin		Description
No.	Mnemonic	Description Control of the Control o
1	SCLK	Serial Clock Input for Data Transfers to and from the ADC. The SCLK has a Schmitt-triggered input, making the interface suitable for opto-isolated applications. The serial clock can be continuous with all data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous clock with the information being transmitted to or from the ADC in smaller batches of data.
2	CLK	Clock In/Clock Out. The internal clock can be made available at this pin. Alternatively, the internal clock can be disabled and the ADC can be driven by an external clock. This allows several ADCs to be driven from a common clock, allowing simultaneous conversions to be performed.
3	टड	Chip Select Input. This is an active low logic input used to select the ADC. $\overline{CS}$ can be used to select the ADC in systems with more than one device on the serial bus or as a frame synchronization signal in communicating with the device. $\overline{CS}$ can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and DOUT used to interface with the device.
4	NC	No Connect.
5	AIN6(+)/P1	Analog Input/Digital Output Pin. AIN6(+) is the positive terminal of the differential analog input pair AIN6(+)/AIN6(–). Alternatively, this pin can function as a general purpose output bit referenced between AV <sub>DD</sub> and GND.
6	AIN6(-)/P2	Analog Input/ Digital Output Pin. AIN6(–) is the negative terminal of the differential analog input pair AIN6(+)/AIN6(–). Alternatively, this pin can function as a general purpose output bit referenced between AV <sub>DD</sub> and GND.
7	AIN1(+)	Analog Input. AIN1(+) is the positive terminal of the differential analog input pair AIN1(+)/AIN1(-).
8	AIN1(-)	Analog Input. AIN1(–) is the negative terminal of the differential analog input pair AIN1(+)/AIN1(–).
9	AIN2(+)	Analog Input. AIN2(+) is the positive terminal of the differential analog input pair AIN2(+)/AIN2(-).
10	AIN2(-)	Analog Input. AIN2(–) is the negative terminal of the differential analog input pair AIN2(+)/AIN2(–).
11	AIN3(+)	Analog Input. AIN3(+) is the positive terminal of the differential analog input pair AIN3(+)/AIN3(-).
12	AIN3(-)	Analog Input. AIN3(–) is the negative terminal of the differential analog input pair AIN3(+)/AIN3(–).
13	REFIN1(+)	Positive Reference Input. An external reference can be applied between REFIN1(+) and REFIN1(-). REFIN1(+) can lie anywhere between AV <sub>DD</sub> and GND + 0.1 V. The nominal reference voltage (REFIN1(+) – REFIN1(-)) is 2.5 V, but the part functions with a reference from 0.1 V to AV <sub>DD</sub> .
14	REFIN1(-)	Negative Reference Input. This reference input can lie anywhere between GND and $AV_{DD} - 0.1 \text{ V}$ .
15	AIN5(+)/IOUT2	Analog Input/Output of Internal Excitation Current Source.
		AIN5(+) is the positive terminal of the differential analog input pair AIN5(+)/AIN5(-).
		Alternatively, the internal excitation current source can be made available at this pin. The excitation current source is programmable so that the current can be 10 $\mu$ A, 210 $\mu$ A or 1 mA. Either IEXC1 or IEXC2 can be switched to this output
16	AIN5(-)/IOUT1	Analog Input/Output of Internal Excitation Current Source. AIN5(–) is the negative terminal of the differential analog input pair AIN5(+)/AIN5(–).
		Alternatively, the internal excitation current source can be made available at this pin. The excitation current source is programmable so that the current can be 10 $\mu$ A, 210 $\mu$ A or 1 mA. Either IEXC1 or IEXC2 can be switched to this output.
17	AIN4(+)/REFIN2(+)	Analog Input/Positive Reference Input.
		AIN4(+) is the positive terminal of the differential analog input pair AIN4(+)/AIN4(–).
		This pin can also function as a reference input. REFIN2(+) can lie anywhere between AV <sub>DD</sub> and GND + 0.1 V. The nominal reference voltage (REFIN2(+) – REFIN2(–)) is 2.5 V, but the part functions with a reference from 0.1 V to AV <sub>DD</sub> .

Pin		
No.	Mnemonic	Description
18	AIN4(-)/REFIN2(-)	Analog Input/Negative Reference Input. AIN4(–) is the negative terminal of the differential analog input pair AIN4(+)/AIN4(–). This pin also functions as the negative reference input for REFIN2. This reference input can lie anywhere between GND and AV <sub>DD</sub> $-$ 0.1 V.
19	PSW	Low-Side Power Switch to GND.
20	GND	Ground Reference Point.
21	$AV_DD$	Supply Voltage, 2.7 V to 5.25 V.
22	DV <sub>DD</sub>	Serial Interface Supply Voltage, 2.7 V to 5.25 V. $DV_{DD}$ is independent of $AV_{DD}$ . Therefore, the serial interface can be operated at 3 V with $AV_{DD}$ at 5 V or vice versa.
23	DOUT/RDY	Serial Data Output/Data Ready Output. DOUT/RDY serves a dual purpose. It functions as a serial data output pin to access the output shift register of the ADC. The output shift register can contain data from any of the on-chip data or control registers. In addition, DOUT/RDY operates as a data ready pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the pin will go high before the next update occurs. The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that valid data is available. With an external serial clock, the data can be read using the DOUT/RDY pin. With CS low, the data/control word information is placed on the DOUT/RDY pin on the SCLK falling edge and is valid on the SCLK rising edge.
24	DIN	Serial Data Input to the Input Shift Register on the ADC. Data in this shift register is transferred to the control registers within the ADC, the register selection bits of the communications register identifying the appropriate register.

### **OUTPUT NOISE AND RESOLUTION SPECIFICATIONS**

The AD7794 can be operated with chopping enabled or chopping disabled, allowing the ADC to be optimized for switching time or optimized for drift performance. With chopping enabled, the settling time is two times the conversion time. However, the offset is continuously removed by the ADC leading to low offset and low offset drift. With chopping disabled, the allowable update rates are the same as in chop enable mode. However, the settling time now equals the conversion time. With chopping disabled, the offset is not removed by the ADC so periodic offset calibrations may be required to remove offset due to drift.

### CHOPPING ENABLED External Reference

Table 5 shows the AD7794's output rms noise for some of the update rates and gain settings. The numbers given are for the bipolar input range with an external 2.5 V reference. These numbers are typical and are generated with a differential input voltage of 0 V. Table 6 shows the effective resolution while the output peak-to-peak (p-p) resolution is listed in brackets. It is important to note that the effective resolution is calculated using the rms noise while the p-p resolution is calculated on peak-to-peak noise. The p-p resolution represents the resolution for which there will be no code flicker. These numbers are typical and are rounded to the nearest LSB.

Table 5. Output RMS Noise (μV) vs. Gain and Output Update Rate Using an External 2.5 V Reference with Chop Enabled

Update Rate	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17 Hz	0.64	0.6	0.29	0.22	0.1	0.065	0.039	0.041
8.33 Hz	1.04	0.96	0.38	0.26	0.13	0.078	0.057	0.055
16.7 Hz	1.55	1.45	0.54	0.36	0.18	0.11	0.087	0.086
33.3 Hz	2.3	2.13	0.74	0.5	0.23	0.17	0.124	0.118
62.5 Hz	2.95	2.85	0.92	0.58	0.29	0.2	0.153	0.144
125 Hz	4.89	4.74	1.49	1	0.48	0.32	0.265	0.283
250 Hz	11.76	9.5	4.02	1.96	0.88	0.45	0.379	0.397
500 Hz	11.33	9.44	3.07	1.79	0.99	0.63	0.568	0.593

Table 6. Typical Resolution (Bits) vs. Gain and Output Update Rate Using an External 2.5 V Reference with Chop Enabled

Update Rate	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17 Hz	22.5 (20)	21.5 (19)	21.5 (19)	21 (18.5)	21 (18.5))	20.5 (18)	20.5 (18)	19.5 (17)
8.33 Hz	21.5 (19)	20.5 (18)	21 (18.5)	20.5 (18)	20.5 (18)	20.5 (18)	20 (17.5)	19 (16.5)
16.7 Hz	21 (18.5)	20 (17.5)	20.5 (18)	20 (17.5)	20.5 (18)	20 (17.5)	19.5 (17)	18.5 (16)
33.3 Hz	20.5 (18)	19.5 (17)	20 (17.5)	19.5 (17)	20 (17.5)	19.5 (17)	18.5 (16)	18 (15.5)
62.5 Hz	20 (17.5)	19 (16.5)	20 (17.5)	19.5 (17)	19.5 (17)	19 (16.5)	18.5 (16)	17.5 (15)
125 Hz	19.5 (17)	18.5 (16)	19 (16.5)	18.5 (16)	19 (16.5)	18.5 (16)	17.5 (15)	16.5 (14)
250 Hz	18 (15.5)	17.5 (15)	17.5 (15)	17.5 (15)	18 (15.5)	18 (15.5)	17 (14.5)	16 (13.5)
500 Hz	18 (15.5)	17.5 (15)	18 (15.5)	18 (15.5)	17.5 (15)	17.5 (15)	16.5 (14)	15.5 (13)

#### Internal Reference

Table 7 shows the AD7794's output rms noise for some of the update rates and gain settings. The numbers given are for the bipolar input range with the internal 1.17 V reference. These numbers are typical and are generated with a differential input voltage of 0V. Table 8 shows the effective resolution while the output peak-to-peak (p-p) resolution is listed in brackets. It is important to note that the effective resolution is calculated

using the rms noise while the p-p resolution is calculated based on peak-to-peak noise. The p-p resolution represents the resolution for which there will be no code flicker. These numbers are typical and are rounded to the nearest LSB.

Table 7. Output RMS Noise ( $\mu V$ ) vs. Gain and Output Update Rate (Internal Reference) with Chop Enabled

Update Rate	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17 Hz	0.81	0.67	0.32	0.2	0.13	0.065	0.04	0.039
8.33 Hz	1.18	1.11	0.41	0.25	0.16	0.078	0.058	0.059
16.7 Hz	1.96	1.72	0.55	0.36	0.25	0.11	0.088	0.088
33.3 Hz	2.99	2.48	0.83	0.48	0.33	0.17	0.13	0.12
62.5 Hz	3.6	3.25	1.03	0.65	0.46	0.2	0.15	0.15
125 Hz	5.83	5.01	1.69	0.96	0.67	0.32	0.25	0.26
250 Hz	11.22	8.64	2.69	1.9	1.04	0.45	0.35	0.34
500 Hz	12.46	10.58	4.58	2	1.27	0.63	0.50	0.49

Table 8. Typical Resolution (Bits) vs. Gain and Output Update Rate (Internal Reference) with Chop Enabled

Update Rate	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17 Hz	21 (18.5)	20 (17.5)	20.5 (18)	20 (17.5)	19.5 (17)	19.5 (17)	19.5 (17)	18.5 (16)
8.33 Hz	20.5 (18)	19.5 (17)	20 (17.5)	19.5 (17)	19.5 (17)	19.5 (17)	18.5 (16)	17.5 (15)
16.7 Hz	19.5 (17)	19 (16.5)	19.5 (17)	19 (16.5)	18.5 (16)	19 (16.5)	18 (15.5)	17 (14.5)
33.3 Hz	19 (16.5)	18.5 (16)	19 (16.5)	18.5 (16)	18 (15.5)	18 (15.5)	17.5 (15)	16.5 (14)
62.5 Hz	18.5 (16)	18 (15.5)	18.5 (16)	18.5 (16)	18 (15.5)	18 (15.5)	17.5 (15)	16.5 (14)
125 Hz	18 (15.5)	17.5 (15)	18 (15.5)	17.5 (15)	17 (14.5)	17.5 (15)	16.5 (14)	15.5 (13)
250 Hz	17 (14.5)	16.5 (14)	17 (14.5)	16.5 (14)	16.5 (14)	17 (14.5)	16 (13.5)	15 (12.5)
500 Hz	17 (14.5)	16.5 (14)	16.5 (14)	16.5 (14)	16.5 (14)	16.5 (14)	15.5 (13)	14.5 (12)

### **CHOPPING DISABLED**

With chopping disabled, the switching time or settling time is reduced by a factor of 2. However, periodic offset calibrations may now be required to remove offset and offset drift. When chopping is disabled, the AMP-CM bit in the mode register should be set to 1. This limits the allowable common-mode voltage that can be used. However, the common-mode rejection will degrade if the bit is not set.

Table 9 shows the AD7794's output rms noise for some of the update rates and gain settings with chopping disabled. The

numbers given are for the bipolar input range with the internal 1.17 V reference. These numbers are typical and are generated with a differential input voltage of 0 V. Table 10 shows the effective resolution while the output peak-to-peak (p-p) resolution is listed in brackets. It is important to note that the effective resolution is calculated using the rms noise, while the p-p resolution is calculated based on peak-to-peak noise. The p-p resolution represents the resolution for which there will be no code flicker. These numbers are typical and are rounded to the nearest LSB.

Table 9. Output RMS Noise  $(\mu V)$  vs. Gain and Output Update Rate Using the Internal Reference with Chop Disabled

Update Rate	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17 Hz	1.22	0.98	0.33	0.18	0.13	0.062	0.053	0.051
8.33 Hz	1.74	1.53	0.49	0.29	0.21	0.1	0.079	0.07
16.7 Hz	2.64	2.44	0.79	0.48	0.33	0.16	0.13	0.12
33.3 Hz	4.55	3.52	1.11	0.66	0.46	0.21	0.17	0.16
62.5 Hz	5.03	4.45	1.47	0.81	0.58	0.27	0.2	0.22
125 Hz	8.13	7.24	2.27	1.33	0.96	0.48	0.36	0.37
250 Hz	15.12	13.18	3.77	2.09	1.45	0.64	0.5	0.47
500 Hz	17.18	14.63	8.86	2.96	1.92	0.89	0.69	0.7

Table 10. Typical Resolution (Bits) vs. Gain and Output Update Rate Using the Internal Reference with Chop Disabled

<b>Update Rate</b>	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17 Hz	20.5 (18)	19.5 (17)	20 (17.5)	20 (17.5)	19.5 (17)	19.5 (17)	19 (16.5)	18 (15.5)
8.33 Hz	20 (17.5)	19 (16.5)	19.5 (17)	19.5 (17)	19 (16.5)	19 (16.5)	18.5 (16)	17.5 (15)
16.7 Hz	19 (16.5)	18.5 (16)	19 (16.5)	18.5 (16)	18 (15.5)	18.5 (16)	17.5 (15)	16.5 (14)
33.3 Hz	18.5 (16)	18 (15.5)	18.5 (16)	18 (15.5)	18 (15.5)	18 (15.5)	17.5 (15)	16.5 (14)
62.5 Hz	18.5 (16)	17.5 (15)	18 (15.5)	18 (15.5)	17.5 (15)	17.5 (15)	17 (14.5)	16 (13.5)
125 Hz	17.5 (15)	17 (14.5)	17.5 (15)	17 (14.5)	16.5 (14)	16.5 (14)	16 (13.5)	15 (12.5)
250 Hz	16.5 (14)	16 (13.5)	16.5 (14)	16.5 (14)	16 (13.5)	16.5 (14)	15.5 (13)	14.5 (12)
500 Hz	16.5 (14)	16 (13.5)	15.5 (13)	16 (13.5)	15.5 (13)	15.5 (13)	15 (12.5)	14 (11.5)

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Typical Noise Plot (Internal Reference, Gain = 64, Update Rate = 16.7 Hz, Chop Enabled)




Figure 7. Noise Distribution Histogram (Internal Reference, Gain = 64, Update Rate = 16.7 Hz, Chop Enabled)




Figure 8. Typical Noise Plot when Gain = 64 and Internal Reference Selected (Chop Disabled, AMP-CM = 1)




Figure 9. Noise Distribution Histogram (Internal Reference, Gain = 64, Update Rate = 16.7 Hz, Chop Disabled, AMP-CM = 1)




Figure 10. Excitation Current Matching (210 μA) at Ambient Temperature




Figure 11. Bias Voltage Generator Power Up Time vs. Load Capacitance

### **ON-CHIP REGISTERS**

The ADC is controlled and configured via a number of on-chip registers, which are described on the following pages. In the following descriptions, *set* implies a Logic 1 state and *cleared* implies a Logic 0 state, unless otherwise stated.

#### **COMMUNICATIONS REGISTER**

(RS2, RS1, RS0 = 0, 0, 0)

The communications register is an 8-bit write-only register. All communications to the part must start with a write operation to the communications register. The data written to the communications register determines whether the next operation is a read or write operation, and to which register this operation takes place. For read or write operations, once the subsequent read or write operation to the selected register is complete, the interface returns to where it expects a write operation to the communications register. This is the default state of the interface and, on power-up or after a reset, the ADC is in this default state waiting for a write operation to the communications register. In situations where the interface sequence is lost, a write operation of at least 32 serial clock cycles with DIN high returns the ADC to this default state by resetting the entire part. Table 11 outlines the bit designations for the communications register. CR0 through CR7 indicate the bit location, CR denoting the bits are in the communications register. CR7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.

CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
WEN(0)	R/W(0)	RS2(0)	RS1(0)	RS0(0)	CREAD(0)	0(0)	0(0)

**Table 11. Communications Register Bit Designations** 

Bit Location	Bit Name	Description
CR7	WEN	Write Enable Bit. A 0 must be written to this bit so that the write to the communications register actually occurs. If a 1 is the first bit written, the part will not clock on to subsequent bits in the register. It will stay at this bit location until a 0 is written to this bit. Once a 0 is written to the WEN bit, the next seven bits will be loaded to the communications register.
CR6	R/W	A 0 in this bit location indicates that the next operation will be a write to a specified register. A 1 in this position indicates that the next operation will be a read from the designated register.
CR5-CR3	RS2-RS0	Register Address Bits. These address bits are used to select which of the ADC's registers are being selected during this serial interface communication. See Table 12.
CR2	CREAD	Continuous Read of the Data Register. When this bit is set to 1 (and the data register is selected), the serial interface is configured so that the data register can be continuously read, i.e., the contents of the data register are placed on the DOUT pin automatically when the SCLK pulses are applied after the RDY pin goes low to indicate that a conversion is complete. The communications register does not have to be written to for data reads. To enable continuous read mode, the instruction 01011100 must be written to the communications register. To exit the continuous read mode, the instruction 01011000 must be written to the communications register while the RDY pin is low. While in continuous read mode, the ADC monitors activity on the DIN line so that it can receive the instruction to exit continuous read mode. Additionally, a reset will occur if 32 consecutive 1s are seen on DIN. Therefore, DIN should be held low in continuous read mode until an instruction is to be written to the device.
CR1-CR0	0	These bits must be programmed to logic 0 for correct operation.

**Table 12. Register Selection** 

RS2 RS	1 RS0	Register	Register Size
0	0	Communications Register during a Write Operation	8-Bit
0	0	Status Register during a Read Operation	8-Bit
0	1	Mode Register	16-Bit
) 1	0	Configuration Register	16-Bit
1	1	Data Register	24-Bit
0	0	ID Register	8-Bit
0	1	IO Register	8-Bit
1 1	0	Offset Register	24-Bit
1	1	Full-Scale Register	24-Bit
1	0		

#### **STATUS REGISTER**

### (RS2, RS1, RS0 = 0, 0, 0; Power-On/Reset = 0x88)

The status register is an 8-bit read-only register. To access the ADC status register, the user must write to the communications register, select the next operation to be a read, and load bits RS2, RS1, and RS0 with 0. Table 13 outlines the bit designations for the status register. SR0 through SR7 indicate the bit locations, SR denoting the bits are in the status register. SR7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.

SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0
RDY(1)	ERR(0)	NOREF(0)	0(0)	1(1)	CH2(0)	CH1(0)	CH0(0)

Table 13. Status Register Bit Designations

Bit Location	Bit Name	Description
SR7	RDY	Ready Bit for ADC. Cleared when data is written to the ADC data register. The RDY bit is set automatically after the ADC data register has been read or a period of time before the data register is updated with a new conversion result to indicate to the user not to read the conversion data. It is also set when the part is placed in power-down mode. The end of a conversion is also indicated by the DOUT/RDY pin. This pin can be used as an alternative to the status register for monitoring the ADC for conversion data.
SR6	ERR	ADC Error Bit. This bit is written to at the same time as the RDY bit. Set to indicate that the result written to the ADC data register has been clamped to all 0s or all 1s. Error sources include overrange, underrange, or the absence of a reference voltage. Cleared by a write operation to start a conversion.
SR5	NOREF	No External Reference Bit. Set to indicate that the selected reference (REFIN1 or REFIN2) is at a voltage that is below a specified threshold. When set, conversion results are clamped to all ones. Cleared to indicate that a valid reference is applied to the selected reference pins. The NOXREF bit is enabled by setting the REF_DET bit in the configuration register to 1. The ERR bit is also set if the voltage applied to the selected reference input is invalid.
SR4	0	This bit is automatically <i>cleared</i> .
SR3	1	This bit is automatically set.
SR2-SR0	CH2-CH0	These bits indicate which channel is being converted by the ADC.

#### **MODE REGISTER**

### (RS2, RS1, RS0 = 0, 0, 1; Power-On/Reset = 0x000A)

The mode register is a 16-bit register from which data can be read or to which data can be written. This register is used to select the operating mode, the update rate and the clock source. Table 14 outlines the bit designations for the mode register. MR0 through MR15 indicate the bit locations, MR denoting the bits are in the mode register. MR15 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit. Any write to the setup register resets the modulator and filter and sets the RDY bit.

MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8
MD2(0)	MD1(0)	MD0(0)	PSW(0)	0(0)	0(0)	AMP-CM(0)	0(0)
MR7	MR6	MR5	MR4	MR3	MR2	MR1	MRO
CLK1(0)	CLK0(0)	0(0)	CHOP-DIS(0)	FS3(1)	FS2(0)	FS1(1)	FS0(0)

**Table 14. Mode Register Bit Designations** 

Bit Location	Bit Name	Description
MR15-MR13	MD2-MD0	Mode Select Bits. These bits select the operational mode of the AD7794 (see Table 15).
MR12	PSW	Power Switch Control Bit. Set by user to close the power switch PSW to GND. The power switch can sink up to 30 mA. Cleared by user to open the power switch. When the ADC is placed in power-down mode, the power switch is opened.
MR11-MR10	0	These bits must be programmed with a Logic 0 for correct operation.
MR9	AMP-CM	Instrumentation Amplifier Common-Mode Bit. It is used in conjunction with the CHOP-DIS bit.  When chopping is disabled, the user can operate with a wider range of common mode voltages when AMP-CM is cleared. However, the dc common-mode rejection will degrade.

Bit Location	Bit Name	Descript	ion					
		With AM	With AMP-CM set, the span for the common-mode voltage is reduced (see Specifications section).					
		However	However, the dc common-mode rejection is significantly better.					
MR8	0	This bit r	nust be prog	grammed with a Logic 0 for correct operation.				
MR7-MR6	CLK1-CLK0	used or a devices t	an external c	o select the clock source for the AD7794. Either the on-chip 64 kHz clock can be lock can be used. The ability to use an external clock allows several AD7794 onized. Also, 50 Hz/60 Hz rejection is improved when an accurate external clock				
		CLK1	CLK0	ADC Clock Source				
		0 0 Internal 64 kHz clock. Internal clock is not available at the CLK pin						
		0	0 1 Internal 64 kHz clock. This clock is made available at the CLK pin					
		1	0	External 64 kHz clock used. The external clock can have a 45:55 duty cycle. See specifications for external clock.				
		1	1	External clock used. The external clock is divided by 2 within the AD7794.				
MR5	0	This bit r	nust be prog	grammed with a Logic 0 for correct operation.				
MR4	CHOP-DIS	This bit is used to enable or disable chopping. On power-up or following a reset, CHOP-DIS is <i>cleared</i> so chopping is enabled. When CHOP-DIS is <i>set</i> , chopping is disabled. This bit is used in conjunction with the AMP-CM bit.  When chopping is disabled, the AMP-CM bit should be <i>set</i> . This will limit the common mode voltage						
1400 1400	F62 F60		which can be used by the ADC but the dc common-mode rejection will not degrade.					
MR3-MR0	FS3-FS0	Filter Up	date Rate Se	lect Bits (see Table 16).				

### **Table 15. Operating Modes**

MD2	MD1	MD0	Mode
0	0	0	Continuous Conversion Mode (Default).
			In continuous conversion mode, the ADC continuously performs conversions and places the result in the data register. RDY goes low when a conversion is complete. The user can read these conversions by placing the device in continuous read mode whereby the conversions are automatically placed on the DOUT line when SCLK pulses are applied. Alternatively, the user can instruct the ADC to output the conversion by writing to the communications register. After power-on, the first conversion is available after a period 2/f <sub>ADC</sub> when chopping is enabled or 1/f <sub>ADC</sub> when chopping is disabled. Subsequent conversions are available at a frequency of f <sub>ADC</sub> with chopping either enabled or disabled.
0	0	1	Single Conversion Mode.
			When single conversion mode is selected, the ADC powers up and performs a single conversion. The oscillator requires 1 ms to power up and settle. The ADC then performs the conversion which takes a time of 2/f <sub>ADC</sub> when chopping is enabled or 1/f <sub>ADC</sub> when chopping is disabled. The conversion result in placed in the data register, RDY goes low, and the ADC returns to power-down mode. The conversion remains in the data register and RDY remains active (low) until the data is read or another conversion is performed.
0	1	0	Idle Mode.
			In idle mode, the ADC filter and modulator are held in a reset state although the modulator clocks are still provided.
0	1	1	Power-Down Mode.
			In power-down mode, all the AD7794 circuitry is powered down including the current sources, power switch, burnout currents, bias voltage generator, and CLKOUT circuitry.
1	0	0	Internal Zero-Scale Calibration.
			An internal short is automatically connected to the enabled channel. A calibration takes 2 conversion cycles to complete when chopping is enabled and 1 conversion cycle when chopping is disabled. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of the selected channel.
1	0	1	Internal Full-Scale Calibration.
			A full-scale input voltage is automatically connected to the selected analog input for this calibration.
			When the gain equals 1, a calibration takes 2 conversion cycles to complete when chopping is enabled and 1 conversion cycle when chopping is disabled.
			For higher gains, 4 conversion cycles are required to perform the full-scale calibration when chopping is enabled and 2 conversion cycles when chopping is disabled.
			RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed
			in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register of the selected channel.

MD2	MD1	MD0	Mode
			Internal full-scale calibrations cannot be performed when the gain equals 128. With this gain setting, a system full-scale calibration can be performed.
			A full-scale calibration is required each time the gain of a channel is changed to minimize the Full-Scale error.
1	1	0	System Zero-Scale Calibration.
			User should connect the system zero-scale input to the channel input pins as selected by the CH2–CH0 bits. A system offset calibration takes 2 conversion cycles to complete when chopping is enabled and one conversion cycle when chopping is disabled. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of the selected channel.
1	1	1	System Full-Scale Calibration.
			User should connect the system full-scale input to the channel input pins as selected by the CH2–CH0 bits.
			A calibration takes 2 conversion cycles to complete when chopping is enabled and one conversion cycle when chopping is disabled. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register of the selected channel.
			A full-scale calibration is required each time the gain of a channel is changed.

Table 16. Update Rates Available (Chopping Enabled)

FS3	FS2	FS1	FS0	f <sub>ADC</sub> (Hz)	T <sub>SETTLE</sub> (ms)	Rejection@ 50 Hz/60 Hz (Internal Clock)
0	0	0	0	х	х	
0	0	0	1	500	4	
0	0	1	0	250	8	
0	0	1	1	125	16	
0	1	0	0	62.5	32	
0	1	0	1	50	40	
0	1	1	0	39.2	48	
0	1	1	1	33.3	60	
1	0	0	0	19.6	101	90 dB (60 Hz only)
1	0	0	1	16.7	120	80 dB (50 Hz only)
1	0	1	0	16.7	120	65 dB (50 Hz and 60 Hz)
1	0	1	1	12.5	160	66 dB (50 Hz and 60 Hz)
1	1	0	0	10	200	69 dB (50 Hz and 60 Hz)
1	1	0	1	8.33	240	70 dB (50 Hz and 60 Hz)
1	1	1	0	6.25	320	72 dB (50 Hz and 60 Hz)
1	1	1	1	4.17	480	74 dB (50 Hz and 60 Hz)

With chopping disabled, the update rates remain unchanged but the settling time for each update rate is reduced by a factor of 2. The rejection at  $50 \, \text{Hz}/60 \, \text{Hz}$  for a  $16.6 \, \text{Hz}$  update rate degrades to  $60 \, \text{dB}$ .

### **CONFIGURATION REGISTER**

(RS2, RS1, RS0 = 0, 1, 0; Power-On/Reset = 0x0710)

The configuration register is a 16-bit register from which data can be read or to which data can be written. This register is used to configure the ADC for unipolar or bipolar mode, enable or disable the buffer, enable or disable the burnout currents, select the gain, and select the analog input channel. Table 17 outlines the bit designations for the filter register. CON0 through CON15 indicate the bit locations, CON denoting the bits are in the configuration register. CON15 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.

CON15	CON14	CON13	CON12	CON11	CON10	CON9	CON8
VBIAS1(0)	VBIASO(0)	BO(0)	U/B (0)	BOOST0)	G2(1)	G1(1)	G0(1)
CON7	CON6	CON5	CON4	CON3	CON2	CON1	CON0
REFSEL1(0)	REFSELO(0)	REF_DET(0)	BUF(1)	CH3(0)	CH2(0)	CH1(0)	CH0(0)

Table 17. Configuration Register Bit Designations

Bit Location	Bit Name	Description							
CON15– CON14	VBIAS1 – VBIAS0				negative termi		analog inputs can be biased up to AV <sub>DD</sub> /2.		
		VBIAS1		VBIASO Bias Vo		Bias Volt	oltage		
		0		0		Bias Volta	age Generator Disabled		
		0		1		Bias Volta	age Generator connected to AIN1(–)		
		1		0		Bias Volta	age Generator connected to AIN2(–)		
		1		1		Bias Volta	age Generator connected to AIN3(–)		
CON13	ВО	This bit mu	st be progra	mmed with	a Logic 0 for co	rrect opera	ation.		
	_	Burnout Cu path are en only when	irrent Enable abled. Whe the buffer o	e Bit. When then BO = 0, the r in-amp is ac	nis bit is set to burnout curre ctive.	1 by the usents are disa	er, the 100 nA current sources in the signal bled. The burnout currents can be enabled		
CON12	U/B	0x000000 o enable bipo differential	output and a plar coding. input will re	full-scale dif Negative full	ferential input -scale differen tput code of 0:	will result i tial input w	e., zero differential input will result in in 0xFFFFFF output. Cleared by the user to vill result in an output code of 0x000000, zero and a positive full-scale differential input will		
CON11	BOOST	This bit is u	sed in conju	inction with t			ts. When <i>set</i> , the current consumed by the up time.		
CON10– CON8	G2-G0	Gain Select		1	<b>.</b>	6.11			
			1	1	C input range	as follows:	T		
		G2	G1	G0	Gain		ADC Input Range (2.5 V Reference)		
		0	0	0	1 (In-Amp no		2.5 V		
		0	0	1	2 (In-Amp no	ot used)	1.25 V		
		0	1	0	4		625 mV		
		0	1	1	8		312.5 mV		
		1	0	0	16		156.2 mV		
		1	0	1	32		78.125 mV		
		1	1	0	64		39.06 mV		
		1	1	1	128		19.53 mV		
CON7– CON6	REFSEL1/REFSEL0		Select Bits. T				ected using these bits.		
		REFSEL1		REFSELO		nce Source			
		0		0			applied between REFIN1(+) and REFIN1(-)		
		0		1			applied between REFIN2(+) and REFIN2(-)		
		1		0		1.17 V Refe	erence		
		1		1	Reserve	ed			
CON5	REF_DET			Detect Funct					
		ADC is oper	n circuit or l	ess than 0.5 \	<i>I</i> .		n the external reference being used by the		
					function is disa				
CON4	BUF	Configures the ADC for buffered or unbuffered mode of operation. If <i>cleared</i> , the ADC operates in unbuffered mode, lowering the power consumption of the device. If <i>set</i> , the ADC operates in buffere mode, allowing the user to place source impedances on the front end without contributing gain error the system. For gains of 1 and 2, the buffer can be enabled or disabled. For higher gains, the buffer is automatically enabled.							
		above AVDD be limited t	o. When the to 100 mV w	buffer is enal		s some hea	s can be from 30 mV below GND to 30 mV droom so the voltage on any input pin mus		
CON3- CON0	CH3-CH0	Channel Se	lect Bits.						
		Written by	the user to s	select the act	ive analog inp	ut channel	to the ADC.		

Bit Location	Bit Name	Description						
		CH3	CH2	CH1	СНО	Channel	Calibration Pair	
		0	0	0	0	AIN1(+) - AIN1(-)	0	
		0	0	0	1	AIN2(+) - AIN2(-)	1	
		0	0	1	0	AIN3(+)- AIN3(-)	2	
		0	0	1	1	AIN4(+)- AIN4(-)	3	
		0	1	0	0	AIN5(+)- AIN5(-)	3	
		0	1	0	1	AIN6(+)- AIN6(-)	3	
		0	1	1	0	Temp Sensor	Automatically selects the internal reference and sets the gain to 1	
		0	1	1	1	AV <sub>DD</sub> Monitor	Automatically selects the internal 1.17 V reference and sets the gain to 1/6	
		1	0	0	0	AIN1(-)- AIN1(-)	0	
		1	0	0	1	Reserved		
		1	0	1	1	Reserved		
		1	1	0	0	Reserved		
		1	1	0	1	Reserved		
		1	1	1	0	Reserved		
		1	1	1	1	Reserved		

#### **DATA REGISTER**

(RS2, RS1, RS0 = 0, 1, 1; Power-On/Reset = 0x000000)

The conversion result from the ADC is stored in this data register. This is a read-only register. On completion of a read operation from this register, the RDY bit/pin is set.

### **ID REGISTER**

(RS2, RS1, RS0 = 1, 0, 0; Power-On/Reset = 0xXF)

The identification number for the AD7794 is stored in the ID register. This is a read-only register.

### **IO REGISTER**

(RS2, RS1, RS0 = 1, 0, 1; Power-On/Reset = 0x00)

The IO register is an 8-bit register from which data can be read or to which data can be written. This register is used to enable the excitation currents and select the value of the excitation currents. Table 18 outlines the bit designations for the IO register. IO0 through IO7 indicate the bit locations, IO denoting the bits are in the IO register. IO7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.

107	106	105	104	103	102	IO1	100
0(0)	IOEN(0)	IO2DAT(0)	IO1DAT(0)	IEXCDIR1(0)	IEXCDIR0(0)	IEXCEN1(0)	IEXCEN0(0)

**Table 18. IO Register Bit Designations** 

Bit Location	Bit Name	Description						
IO7	0	This bit must be	programmed	l with a Logic 0 for correct operation.				
106	IOEN	Configures the	Configures the pins AIN6(+)/P2 and AIN6(-)/P2 as analog input pins or digital output pins.					
		When this bit is	set, the pins a	re configured as Digital Output Pins P1 and P2.				
		When this bit is	cleared, these	pins are configured as Analog Input Pins AIN6(+) and AIN6(-).				
105-104	IO2DAT/IO1DAT	P2/P1 Data.						
		When IOEN is se IO1DAT.	et, the data for	the Digital Output Pins P1 and P2 is written to Bits IO2DAT and				
IO3–IO2	IEXCDIR1- IEXCDIR0	Direction of Cur	rent Sources S	Select bits.				
		EXCDIR1	IEXCDIR0	IEXCDIR0				
		0	0	Current Source IEXC1 connected to Pin IOUT1. Current Source IEXC2 connected to Pin IOUT2.				
		0	1	Current Source IEXC1 connected to Pin IOUT2. Current Source IEXC2 connected to Pin IOUT1.				
		1	0	Both current sources connected to Pin IOUT1. Permitted only when the current sources are set to 10 $\mu$ A or 210 $\mu$ A.				
		1	1	Both current sources connected to Pin IOUT2. Permitted only when the current sources are set to 10 $\mu$ A or 210 $\mu$ A.				
			These bits are used to enable and disable the current sources along with selecting the value of the excitation currents.					
		IEXCEN1	IEXCEN0	Current Source Value				
		0	0	Excitation Currents Disabled				
		0	1	10 μΑ				
		1	0	210 μΑ				
				1 mA				

#### **OFFSET REGISTER**

#### (RS2, RS1, RS0 = 1, 1, 0; Power-On/Reset = 0x800000)

The offset register holds the offset calibration coefficient for the ADC. The power-on reset value of the offset register is 0x800000. The AD7794 has four offset registers. Channels AIN1 to AIN3 have dedicated offset registers while channels AIN4, AIN5 and AIN6 share an offset register. Each of these registers is a 24-bit read/write register. This register is used in conjunction with its associated full-scale register to form a register pair. The power-on reset value is automatically overwritten if an internal or system zero-scale calibration is initiated by the user. The AD7794 must be placed in power-down mode or idle mode when writing to the offset register.

### **FULL-SCALE REGISTER**

### (RS2, RS1, RS0 = 1, 1, 1; Power-On/Reset = 0x5XXX00)

The full-scale register is a 24-bit register that holds the full-scale calibration coefficient for the ADC. The AD7794 has 4 full-scale registers. Channels AIN1, AIN2 and AIN3 have dedicated full-scale registers while channels AIN4, AIN5, and AIN6 share a register. The full-scale registers are read/write registers. However, when writing to the full-scale registers, the ADC must be placed in power-down mode or idle mode. These registers are configured on power-on with factory-calibrated full-scale calibration coefficients, the calibration being performed at gain = 1. Therefore, every device will have different default coefficients. The coefficients are different depending on whether the internal reference or an external reference is selected. The default value will be automatically overwritten if an internal or system full-scale calibration is initiated by the user, or the full-scale register is written to.

### ADC CIRCUIT INFORMATION

#### **OVERVIEW**

The AD7794 is a low power ADC that incorporates a  $\Sigma$ - $\Delta$  modulator, a buffer, reference, In-amp, and on-chip digital filtering intended for the measurement of wide dynamic range, low frequency signals such as those in pressure transducers, weigh scales, and temperature measurement applications.

The part has six differential inputs that can be buffered or unbuffered. The device can be operated with the internal 1.17 V reference or an external reference can be used. Figure 12 shows the basic connections required to operate the part.




Figure 12. Basic Connection Diagram

The output rate of the AD7794 ( $f_{\rm ADC}$ ) is user programmable. The allowable update rates along with the corresponding settling times are listed in Table 16 for chop enabled. With chop disabled, the allowable update rates remain unchanged but the settling time equals  $1/f_{\rm ADC}$ . Normal mode rejection is the major function of the digital filter. Simultaneous 50 Hz and 60 Hz rejection is optimized when the update rate equals 16.7 Hz or less as notches are placed at both 50 Hz and 60 Hz with these update rates (see Figure 14).

The AD7794 uses slightly different filter types depending on the output update rate so that the rejection of quantization noise and device noise is optimized. When the update rate is from 4.17 Hz to 12.5 Hz, a Sinc³ filter along with an averaging filter is used. When the update rate is from 16.7 Hz to 39.2 Hz, a modified Sinc³ filter is used. This filter gives simultaneous 50 Hz/60 Hz rejection when the update rate equals 16.7 Hz. A Sinc⁴ filter is used when the update rate is from 50 Hz to 250 Hz. Finally, an integrate-only filter is used when the update rate equals 500 Hz. Figure 13 to Figure 16 show the frequency response of the different filters types for some of the update rates when chopping is enabled. In this mode, the settling time equals twice the update rate. Figure 17 to Figure 20 show the filter response with chopping disabled.




Figure 13. Filter Profile with Update Rate = 4.17 Hz (Chop Enabled)




Figure 14. Filter Profile with Update Rate = 16.7 Hz (Chop Enabled)




Figure 15. Filter Profile with Update Rate = 250 Hz (Chop Enabled)




Figure 16. Filter Response at 500 Hz Update Rate (Chop Enabled)




Figure 17. Filter Response at 4.17 Hz Update Rate (Chop Disabled)




Figure 18. Filter Response at 16.7 Hz Update Rate (Chop Disabled)




Figure 19. Filter Response at 250 Hz Update Rate (Chop Disabled)




Figure 20. Filter Response at 500 Hz Update Rate (Chop Disabled)

#### **DIGITAL INTERFACE**

As previously outlined, the AD7794's programmable functions are controlled using a set of on-chip registers. Data is written to these registers via the part's serial interface and read access to the on-chip registers is also provided by this interface. All communications with the part must start with a write to the communications register. After power-on or reset, the device expects a write to its communications register. The data written to this register determines whether the next operation is a read operation or a write operation and also determines to which register this read or write operation occurs. Therefore, write access to any of the other registers on the part begins with a write operation to the communications register followed by a write to the selected register. A read operation from any other register (except when continuous read mode is selected) starts with a write to the communications register followed by a read operation from the selected register.

The AD7794's serial interface consists of four signals:  $\overline{CS}$ , DIN, SCLK, and DOUT/ $\overline{RDY}$ . The DIN line is used to transfer data into the on-chip registers while DOUT/ $\overline{RDY}$  is used for accessing from the on-chip registers. SCLK is the serial clock input for the device and all data transfers (either on DIN or DOUT/ $\overline{RDY}$ ) occur with respect to the SCLK signal. The DOUT/ $\overline{RDY}$  pin operates as a data ready signal also, the line going low when a new data-word is available in the output register. It is reset high when a read operation from the data register is complete. It also goes high prior to the updating of the data register to indicate when not to read from the device, to ensure that a data read is not attempted while the register is being updated.  $\overline{CS}$  is used to select a device. It can be used to decode the AD7794 in systems where several components are connected to the serial bus.

Figure 3 and Figure 4 show timing diagrams for interfacing to the AD7794 with  $\overline{\text{CS}}$  being used to decode the part. Figure 3

shows the timing for a read operation from the AD7794's output shift register while Figure 4 shows the timing for a write operation to the input shift register. It is possible to read the same word from the data register several times even though the DOUT/RDY line returns high after the first read operation. However, care must be taken to ensure that the read operations have been completed before the next output update occurs. In continuous read mode, the data register can be read only once.

The serial interface can operate in 3-wire mode by tying  $\overline{CS}$  low. In this case, the SCLK, DIN, and DOUT/ $\overline{RDY}$  lines are used to communicate with the AD7794. The end of the conversion can be monitored using the  $\overline{RDY}$  bit in the status register. This scheme is suitable for interfacing to microcontrollers. If  $\overline{CS}$  is required as a decoding signal, it can be generated from a port pin. For microcontroller interfaces, it is recommended that SCLK idles high between data transfers.

The AD7794 can be operated with  $\overline{CS}$  being used as a frame synchronization signal. This scheme is useful for DSP interfaces. In this case, the first bit (MSB) is effectively clocked out by  $\overline{CS}$  since  $\overline{CS}$  would normally occur after the falling edge of SCLK in DSPs. The SCLK can continue to run between data transfers, provided the timing numbers are obeyed.

The serial interface can be reset by writing a series of 1s on the DIN input. If a Logic 1 is written to the AD7794 line for at least 32 serial clock cycles, the serial interface is reset. This ensures that the interface can be reset to a known state if the interface gets lost due to a software error or some glitch in the system. Reset returns the interface to the state in which it is expecting a write to the communications register. This operation resets the contents of all registers to their power-on values. Following a reset, the user should allow a period of 500  $\mu s$  before addressing the serial interface.

The AD7794 can be configured to continuously convert or to perform a single conversion. See Figure 21 through Figure 23.






Figure 21. Single Conversion

### Single Conversion Mode

In single conversion mode, the AD7794 is placed in shutdown mode between conversions. When a single conversion is initiated by setting MD2, MD1, MD0 to 0, 0, 1 in the mode register, the AD7794 powers up, performs a single conversion, and then returns to shutdown mode. The on-chip oscillator requires 1 ms to power up. A conversion will require a time period of  $2 \times t_{ADC}$ . DOUT/ $\overline{RDY}$  goes low to indicate the completion of a conversion. When the data-word has been read from the data register, DOUT/ $\overline{RDY}$  will go high. If  $\overline{CS}$  is low, DOUT/ $\overline{RDY}$  will remain high until another conversion is initiated and completed. The data register can be read several times, if required, even when DOUT/ $\overline{RDY}$  has gone high.

### **Continuous Conversion Mode**

This is the default power-up mode. The AD7794 continuously converts, the  $\overline{RDY}$  pin in the status register going low each time a conversion is complete. If  $\overline{CS}$  is low, the DOUT/ $\overline{RDY}$  line also goes low when a conversion is complete. To read a conversion, the user can write to the communications register, indicating that the next operation is a read of the data register. The digital conversion is placed on the DOUT/ $\overline{RDY}$  pin as soon as SCLK pulses are applied to the ADC. DOUT/ $\overline{RDY}$  returns high when the conversion is read. The user can read this register additional times, if required. However, the user must ensure that the data register is not being accessed at the completion of the next conversion or else the new conversion word will be lost.




Figure 22. Continuous Conversion

### **CONTINUOUS READ**

Rather than write to the communications register each time a conversion is complete to access the data, the AD7794 can be configured so that the conversions are placed on the DOUT/  $\overline{RDY}$  line automatically. By writing 01011100 to the communications register, the user needs only to apply the appropriate number of SCLK cycles to the ADC and the 24-bit word will automatically be placed on the DOUT/ $\overline{RDY}$  line when a conversion is complete. The ADC should be configured for continuous conversion mode.

When DOUT/ $\overline{RDY}$  goes low to indicate the end of a conversion, sufficient SCLK cycles must be applied to the ADC and the data conversion will be placed on the DOUT/ $\overline{RDY}$  line. When the conversion is read, DOUT/ $\overline{RDY}$  will return high until the next conversion is available. In this mode, the data can be read only once. Also, the user must ensure that the data-word is read

before the next conversion is complete. If the user has not read the conversion before the completion of the next conversion or if insufficient serial clocks are applied to the AD7794 to read the word, the serial output register is reset when the next conversion is complete and the new conversion is placed in the output serial register.

To exit the continuous read mode, the instruction 01011000 must be written to the communications register while the  $\overline{RDY}$  pin is low. While in the continuous read mode, the ADC monitors activity on the DIN line so that it can receive the instruction to exit the continuous read mode. Additionally, a reset will occur if 32 consecutive 1s are seen on DIN. Therefore, DIN should be held low in continuous read mode until an instruction is to be written to the device.




Figure 23. Continuous Read

### CIRCUIT DESCRIPTION

#### **ANALOG INPUT CHANNEL**

The AD7794 has six differential analog input channels. These are connected to the on-chip buffer amplifier when the device is operated in buffered mode and directly to the modulator when the device is operated in unbuffered mode. In buffered mode (the BUF bit in the mode register is set to 1), the input channel feeds into a high impedance input stage of the buffer amplifier. Therefore, the input can tolerate significant source impedances and is tailored for direct connection to external resistive-type sensors such as strain gauges or resistance temperature detectors (RTDs).

When BUF = 0, the part is operated in unbuffered mode. This results in a higher analog input current. Note that this unbuffered input path provides a dynamic load to the driving source. Therefore, resistor/capacitor combinations on the input pins can cause gain errors, depending on the output impedance of the source that is driving the ADC input. Table 19 shows the allowable external resistance/capacitance values for unbuffered mode such that no gain error at the 20-bit level is introduced.

Table 19. External R-C Combination for No 20-Bit Gain Error

C (pF)	R (Ω)
50	9 K
100	6 K
500	1.5 K
1000	900
5000	200

The AD7794 can be operated in unbuffered mode only when the gain equals 1 or 2. At higher gains, the buffer is automatically enabled. The absolute input voltage range in buffered mode is restricted to a range between GND + 100 mV and AV $_{\rm DD}$  – 100 mV. When the gain is set to 4 or higher, the in-amp is enabled. The absolute input voltage range when the in-amp is active is restricted to a range between GND + 300 mV and AV $_{\rm DD}$  – 1.1 V. Care must be taken in setting up the common-mode voltage so that these limits are not exceeded. Otherwise, there will be degradation in linearity and noise performance.

The absolute input voltage in unbuffered mode includes the range between GND – 30 mV and AV $_{\rm DD}$  + 30 mV as a result of being unbuffered. The negative absolute input voltage limit does allow the possibility of monitoring small true bipolar signals with respect to GND.

#### **INSTRUMENTATION AMPLIFIER**

Amplifying the analog input signal by a gain of 1 or 2 is performed digitally within the AD7794. However, when the gain equals 4 or higher, the output from the buffer is applied to the input of the on-chip instrumentation amplifier. This low noise in-amp means that signals of small amplitude can be gained

within the AD7794 while still maintaining excellent noise performance. For example, when the gain is set to 64, the rms noise is 40 nV typically which is equivalent to 20.5 bits effective resolution or 18 bits peak-to-peak resolution.

The AD7794 can be programmed to have a gain of 1, 2, 4, 8, 16, 32, 64, and 128 using the Bits G2 to G0 in the configuration register. Therefore, with an external 2.5V reference, the unipolar ranges are from 0 mV to 20 mV to 0 V to 2.5 V while the bipolar ranges are from  $\pm 20$  mV to  $\pm 2.5$  V. When the in-amp is active (Gain  $\pm 4$ ), the common-mode voltage ((AIN(+) + AIN(-))/2) must be greater than or equal to 0.5 V when chopping is enabled. With chopping disabled, and with the AMP-CM bit set to 1 to prevent degradation in the common-mode rejection, the allowable common-mode voltage is limited to between

$$0.2 + (Gain/2 \times (AIN(+) - AIN(-)))$$

and

$$AV_{DD} - 0.2 - (Gain/2 \times (AIN(+) - AIN(-)))$$

If the AD7794 is operated with an external reference that has a value equal to  $AV_{\rm DD}$ , for correct operation the analog input signal must be limited to 90% of  $V_{\rm REF}/gain$  when the in-amp is active.

### **BIPOLAR/UNIPOLAR CONFIGURATION**

The analog input to the AD7794 can accept either unipolar or bipolar input voltage ranges. A bipolar input range does not imply that the part can tolerate negative voltages with respect to system GND. Unipolar and bipolar signals on the AIN(+) input are referenced to the voltage on the AIN(-) input. For example, if AIN(-) is 2.5 V and the ADC is configured for unipolar mode with a gain of 1, the input voltage range on the AIN(+) pin is 2.5 V to 5 V.

If the ADC is configured for bipolar mode, the analog input range on the AIN(+) input is 0 V to 5 V. The bipolar/unipolar option is chosen by programming the B/U bit in the configuration register.

### **DATA OUTPUT CODING**

When the ADC is configured for unipolar operation, the output code is natural (straight) binary with a zero differential input voltage resulting in a code of 00...00, a mid-scale voltage resulting in a code of 100...000, and a full-scale input voltage resulting in a code of 111...111. The output code for any analog input voltage can be represented as

$$Code = 2^N \times (AIN/V_{REF})$$

When the ADC is configured for bipolar operation, the output code is offset binary with a negative full-scale voltage resulting in a code of 000...000, a zero differential input voltage resulting in a code of 100...000, and a positive full-scale input voltage resulting in a code of 111...111. The output code for any analog input voltage can be represented as

$$Code = 2^{N-1} \times [(AIN/V_{REF}) + 1]$$

where AIN is the analog input voltage and N = 24.

### **BURNOUT CURRENTS**

The AD7794 contains two 100 nA constant current generators, one sourcing current from AV<sub>DD</sub> to AIN(+) and one sinking current from AIN(-) to GND. The currents are switched to the selected analog input pair. Both currents are either on or off, depending on the burnout current enable (BO) bit in the configuration register. These current s can be used to verify that an external transducer is still operational before attempting to take measurements on that channel. Once the burnout currents are turned on, they will flow in the external transducer circuit, and a measurement of the input voltage on the analog input channel can be taken. If the resultant voltage measured is full scale, the user needs to verify why this is the case. A full-scale reading could mean that the front end sensor is open circuit, it could also mean that the front end sensor is overloaded and is justified in outputting full scale or, the reference may be absent and the NOXREF bit is set, thus clamping the data to all ones.

When reading all ones from the output, the user needs to check these three cases before making a judgment. If the voltage measured is 0 V, it may indicate that the transducer has short circuited. For normal operation, these burnout currents are turned off by writing a 0 to the BO bit in the configuration register. The current sources work over the normal absolute input voltage range specifications with buffers on.

### **EXCITATION CURRENTS**

The AD7794 also contains two matched, software configurable constant current sources which can be programmed to equal 10  $\mu A, 210~\mu A$  or 1 mA. Both source currents from  $AV_{DD}$  are directed to either IOUT1 or IOUT2 pins of the device. These current sources are controlled via bits in the IO register. The configuration bits enable the current sources, direct the current sources to IOUT1 or IOUT2 along with selecting the value of the current. These current sources can be used to excite external resistive bridge or RTD sensors.

### **BIAS VOLTAGE GENERATOR**

A bias voltage generator is included on the AD7794. This will bias the negative terminal of the selected input channel to  $AV_{\rm DD}/2$ . This function is available on inputs AIN1 to AIN3. It is useful in thermocouple applications as the voltage generated by the thermocouple must be biased about some dc voltage if the gain is greater than 2. This is required since the instrumentation

amplifier requires headroom so signals close to GND or  $AV_{\text{DD}}$  will not be converted accurately.

The bias voltage generator is controlled using the VBIAS1 and VBIAS0 bits in conjunction with the boost bit in the configuration register. The power up time of the bias voltage generator is dependent on the load capacitance. To accommodate higher load capacitances, the AD7794 has a boost bit. When this bit is set to 1, the current consumed by the bias voltage generator is increased so that the power up time is considerably reduced. Figure 11 shows the power up times when boost equals 0 and 1 for different load capacitances. The current consumption of the AD7794 increases by 40  $\mu A$  when the bias voltage generator is enabled and boost equals 0. With the boost function enabled, the current consumption increases by 250  $\mu A$ .

### **REFERENCE**

The AD7794 has an embedded 1.17 V reference. This reference can be used to supply the ADC or an external reference can be applied. The embedded reference is a low noise, low drift reference, the drift being 4 ppm/°C typically. For external references, the ADC has a fully differential input capability for the channel. In addition, the user has the option of selecting one of two external reference options (REFIN1 or REFIN2). The reference source for the AD7794 is selected using the REFSEL1 and REFSEL0 bits in the configuration register. When the internal reference is selected, it is internally connected to the modulator (it is not available on the REFIN pins).

The common-mode range for these differential inputs is from GND to AV $_{\rm DD}$ . The reference input is unbuffered and, therefore, excessive R-C source impedances will introduce gain errors. The reference voltage REFIN (REFIN(+) – REFIN(–)) is 2.5 V nominal, but the AD7794 is functional with reference voltages from 0.1 V to AV $_{\rm DD}$ . In applications where the excitation (voltage or current) for the transducer on the analog input also drives the reference voltage for the part, the effect of the low frequency noise in the excitation source will be removed because the application is ratiometric. If the AD7794 is used in a nonratiometric application, a low noise reference should be used.

Recommended 2.5 V reference voltage sources for the AD7794 include the ADR381 and ADR391, which are low noise, low power references. Also note that the reference inputs provide a high impedance, dynamic load. Because the input impedance of each reference input is dynamic, resistor/capacitor combinations on these inputs can cause dc gain errors, depending on the output impedance of the source driving the reference inputs.

Reference voltage sources like those recommended above (e.g., ADR391) will typically have low output impedances and are, therefore, tolerant to having decoupling capacitors on REFIN(+) without introducing gain errors in the system. Deriving the reference input voltage across an external resistor will mean that

the reference input sees a significant external source impedance. External decoupling on the REFIN pins would not be recommended in this type of circuit configuration.

### REFERENCE DETECT

The AD7794 includes on-chip circuitry to detect if the part has a valid reference for conversions or calibrations if the user selects an external reference as the reference source. This feature is enabled when the REF-DET bit in the configuration register is set to 1. If the voltage between the selected REFIN(+) and REFIN(-) pins goes below 0.3 V or either the REFIN(+) or REFIN(-) inputs are open circuit, the AD7794 detects that it no longer has a valid reference. In this case, the NOXREF bit of the status register is set to 1. If the AD7794 is performing normal conversions and the NOXREF bit becomes active, the conversion results revert to all 1s. Therefore it is not necessary to continuously monitor the status of the NOXREF bit when performing conversions. It is only necessary to verify its status if the conversion result read from the ADC's data register is all 1s. If the AD7794 is performing either an offset of full-scale calibration and the NOXREF bit becomes active, the updating of the respective calibration registers is inhibited to avoid loading incorrect coefficients to these registers and the ERR bit in the status register is set. If the user is concerned about verifying that a valid reference is in place every time a calibration is performed, the status of the ERR bit should be checked at the end of the calibration cycle.

### **RESET**

The circuitry and serial interface of the AD7794 can be reset by writing 32 consecutive 1s to the device. This will reset the logic, the digital filter and the analog modulator while all on-chip registers are reset to their default values. A reset is automatically performed on power up. When a reset is initiated, the user must allow a period of 500  $\mu s$  before accessing any of the on-chip registers. A reset is useful if the serial interface becomes asynchronous due to noise on the SCLK line.

### **AV<sub>DD</sub> MONITOR**

Along with converting external voltages, the ADC can be used to monitor the voltage on the AV\_DD pin. When bit CH2 to CH0 equals 1, the voltage on the AV\_DD pin is internally attenuated by 6 and the resultant voltage is applied to the  $\Sigma\text{-}\Delta$  modulator using an internal 1.17 V reference for analog to digital conversion. This is useful because variations in the power supply voltage can be monitored.

### **CALIBRATION**

The AD7794 provides four calibration modes that can be programmed via the mode bits in the mode register. These are internal zero-scale calibration, internal full-scale calibration, system zero-scale calibration and system full-scale calibration which will effectively reduce the offset error and full-scale error to the order of the noise. After each conversion, the ADC

conversion result is scaled using the ADC calibration registers before being written to the data register. The offset calibration coefficient is subtracted from the result prior to multiplication by the full-scale coefficient.

To start a calibration, write the relevant value to the MD2 to MD0 bits in the mode register. After the calibration is complete, the contents of the corresponding calibration registers are updated, the  $\overline{RDY}$  bit in the status register is set, the DOUT/  $\overline{RDY}$  pin goes low (if  $\overline{CS}$  is low) and the AD7794 reverts to idle mode.

During an internal zero-scale or full-scale calibration, the respective zero input and full-scale input are automatically connected internally to the ADC input pins. A system calibration, however, expects the system zero-scale and system full-scale voltages to be applied to the ADC pins before initiating the calibration mode. In this way, external ADC errors are removed.

From an operational point of view, a calibration should be treated like another ADC conversion. A zero-scale calibration (if required) should always be performed before a full scale calibration. System software should monitor the  $\overline{\text{RDY}}$  bit in the status register or the DOUT/ $\overline{\text{RDY}}$  pin to determine the end of calibration via a polling sequence or an interrupt-driven routine.

With chopping enabled, both an internal offset calibration and a system offset calibration take two conversion cycles. With chopping enabled, an internal offset calibration is not needed as the ADC itself removes the offset continuously. With chopping disabled, an internal offset calibration or system offset calibration takes one conversion cycle to complete. Internal offset calibrations are required with chopping disabled and should occur before the full-scale calibration.

To perform an internal full-scale calibration, a full-scale input voltage is automatically connected to the selected analog input for this calibration. When the gain equals 1 a calibration takes 2 conversion cycles to complete when chopping is enabled and 1 conversion cycle when chopping is disabled. For higher gains, 4 conversion cycles are required to perform the full-scale calibration when chopping is enabled and 2 conversion cycles when chopping is disabled. DOUT/RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in the fullscale register of the selected channel. Internal full-scale calibrations cannot be performed when the gain equals 128. With this gain setting, a system full-scale calibration can be performed. A full-scale calibration is required each time the gain of a channel is changed to minimize the full-scale error.

An internal full-scale calibration can be performed at specified update rates only. For gains of 1, 2, and 4, an internal full-scale

calibration can be performed at any update rate. However, for higher gains, internal full-scale calibrations can only be performed when the update rate is less than or equal to 16.7 Hz, 33.3Hz, and 50 Hz only. However, the full-scale error does not vary with update rate so a calibration at one update is valid for all update rates (assuming the gain or reference source is not changed).

A system full-scale calibration takes 2 conversion cycles to complete irrespective of the gain setting when chopping is enabled and 1 conversion cycle when chopping is disabled. A system full-scale calibration can be performed at all gains and all update rates. With chopping disabled, the offset calibration (internal or system offset) should be performed before the system full-scale calibration is initiated.

### **GROUNDING AND LAYOUT**

Since the analog inputs and reference inputs of the ADC are differential, most of the voltages in the analog modulator are common-mode voltages. The excellent common-mode rejection of the part will remove common-mode noise on these inputs. The digital filter will provide rejection of broadband noise on the power supply, except at integer multiples of the modulator sampling frequency. The digital filter also removes noise from the analog and reference inputs, provided that these noise sources do not saturate the analog modulator. As a result, the AD7794 is more immune to noise interference than a conventional high resolution converter. However, because the resolution of the AD7794 is so high, and the noise levels from the AD7794 are so low, care must be taken with regard to grounding and layout.

The printed circuit board that houses the AD7794 should be designed such that the analog and digital sections are separated and confined to certain areas of the board. A minimum etch technique is generally best for ground planes because it gives the best shielding.

It is recommended that the AD7794's GND pin be tied to the AGND plane of the system. In any layout, it is important that the user keep in mind the flow of currents in the system, ensuring that the return paths for all currents are as close as possible to the paths the currents took to reach their destinations. Avoid forcing digital currents to flow through the AGND sections of the layout.

The AD7794's ground plane should be allowed to run under the AD7794 to prevent noise coupling. The power supply lines to the AD7794 should use as wide a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and clock signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feed-through through the board. A microstrip technique is by far the best, but it is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes, while signals are placed on the solder side.

Good decoupling is important when using high resolution ADCs. AV\_DD should be decoupled with 10  $\mu F$  tantalum in parallel with 0.1  $\mu F$  capacitors to GND. DV\_DD should be decoupled with 10  $\mu F$  tantalum in parallel with 0.1  $\mu F$  capacitors to the system's DGND plane with the system's AGND to DGND connection being close to the AD7794. To achieve the best from these decoupling components, they should be placed as close as possible to the device, ideally right up against the device. All logic chips should be decoupled with 0.1  $\mu F$  ceramic capacitors to DGND.

### **APPLICATIONS**

The AD7794 provides a low-cost, high resolution analog-to-digital function. Because the analog-to-digital function is provided by a  $\Sigma$ - $\Delta$  architecture, it makes the part more immune to noisy environments, making it ideal for use in sensor measurement and industrial and process control applications.

### **FLOWMETER**

Figure 24 shows the AD7794 being used in a flowmeter application that consists of two pressure transducers, the rate of flow being equal to the pressure difference. The pressure transducers shown are the BP01 from Sensym. The pressure transducers are arranged in a bridge network and give a differential output voltage between its OUT+ and OUT- terminals. With rated full-scale pressure (in this case 300 mmHg) on the transducer, the differential output voltage is 3 mV/V of the input voltage (i.e. the voltage between its IN(+) and IN(-) terminals).

Assuming a 5 V excitation voltage, the full-scale output range from the transducer is 15 mV. The excitation voltage for the bridge can be used to directly provide the reference for the ADC as the reference input range includes the supply voltage.

A second advantage of using the AD7794 in transducer-based applications is that the low-side power switch can be fully utilized in low power applications. The low-side power switch is connected in series with the cold side of the bridges. In normal operation, the switch is closed and measurements can be taken. In applications where power is of concern, the AD7794 can be placed in standby mode, thus significantly reducing the power consumed in the application. In addition, the low-side power switch can be opened while in standby mode, thus avoiding unnecessary power consumption by the front-end transducers. When the part is taken out of standby mode and the low-side power switch is closed, the user should ensure that the front-end circuitry is fully settled before attempting a read from the AD7794.

In the diagram, temperature compensation is performed using a thermistor. The on-chip excitation current supplies the thermistor. In addition, the reference voltage for the temperature measurement is derived from a precision resistor in series with the thermistor. This allows a ratiometric measurement so that variation of the excitation current has no affect on the measurement (it is the ratio of the precision reference resistance to the thermistor resistance which is measured).




Figure 24. Typical Application (Flowmeter)

# **OUTLINE DIMENSIONS**




Figure 25. 24-Lead Thin Shrink Small Outline Package [TSSOP] (RU-24) Dimensions shown in millimeters

### **ORDERING GUIDE**

Models	Temperature Range	Package Description	Package Option
AD7794BRU	−40°C to +105°C	24-Lead TSSOP	RU-24
AD7794BRU-REEL	-40°C to +105°C	24-Lead TSSOP	RU-24

**NOTES** 

# NOTES

AD7794					
--------	--	--	--	--	--

NOTES

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.